research
∙
12/17/2021
Gate-Level Static Approximate Adders
This work compares and analyzes static approximate adders which are suit...
share
research
∙
08/13/2020
Area Optimized Quasi Delay Insensitive Majority Voter for TMR Applications
Mission-critical and safety-critical applications generally tend to inco...
research
∙
07/24/2019
Performance Comparison of Quasi-Delay-Insensitive Asynchronous Adders
In this technical note, we provide a comparison of the design metrics of...
research
∙
05/24/2019
Indicating Asynchronous Multipliers
Multiplication is a basic arithmetic operation that is encountered in al...
research
∙
05/15/2019
Indicating Asynchronous Array Multipliers
Multiplication is an important arithmetic operation that is frequently e...
research
∙
03/22/2019
Speed and Energy Optimised Quasi-Delay-Insensitive Block Carry Lookahead Adder
We present a new asynchronous quasi-delay-insensitive (QDI) block carry ...
research
∙
01/27/2019
Majority and Minority Voted Redundancy for Safety-Critical Applications
A new majority and minority voted redundancy (MMR) scheme is proposed th...
research
∙
01/27/2019
Asynchronous Early Output Block Carry Lookahead Adder with Improved Quality of Results
A new asynchronous early output block carry lookahead adder (BCLA) incor...
research
∙
10/02/2018
Performance Comparison of some Synchronous Adders
This technical note compares the performance of some synchronous adders ...
research
∙
07/25/2018
Asynchronous Ripple Carry Adder based on Area Optimized Early Output Dual-Bit Full Adder
This technical note presents the design of a new area optimized asynchro...
research
∙
01/17/2018
Approximate Early Output Asynchronous Adders Based on Dual-Rail Data Encoding and 4-Phase Return-to-Zero and Return-to-One Handshaking
Approximate computing is emerging as an alternative to accurate computin...
research
∙
11/07/2017
Critique of "Asynchronous Logic Implementation Based on Factorized DIMS"
This paper comments on "Asynchronous Logic Implementation Based on Facto...
research
∙
11/07/2017
A Critique on "Asynchronous Logic Implementation Based on Factorized DIMS"
This paper comments on "Asynchronous Logic Implementation Based on Facto...
research
∙
10/16/2017
Approximate Ripple Carry and Carry Lookahead Adders - A Comparative Analysis
Approximate ripple carry adders (RCAs) and carry lookahead adders (CLAs)...
research
∙
10/16/2017
Asynchronous Early Output Section-Carry Based Carry Lookahead Adder with Alias Carry Logic
A new asynchronous early output section-carry based carry lookahead adde...
research
∙
07/21/2017
Mathematical Estimation of Logical Masking Capability of Majority/Minority Gates Used in Nanoelectronic Circuits
In nanoelectronic circuit synthesis, the majority gate and the inverter ...
research
∙
07/21/2017
Redundant Logic Insertion and Fault Tolerance Improvement in Combinational Circuits
This paper presents a novel method to identify and insert redundant logi...
research
∙
06/13/2017
Latency Optimized Asynchronous Early Output Ripple Carry Adder based on Delay-Insensitive Dual-Rail Data Encoding
Asynchronous circuits employing delay-insensitive codes for data represe...
research
∙
04/25/2017
Asynchronous Early Output Dual-Bit Full Adders Based on Homogeneous and Heterogeneous Delay-Insensitive Data Encoding
This paper presents the designs of asynchronous early output dual-bit fu...
research
∙
11/29/2016
FPGA Based Implementation of Distributed Minority and Majority Voting Based Redundancy for Mission and Safety-Critical Applications
Electronic circuits and systems used in mission and safety-critical appl...
research
∙
08/25/2016
System Reliability, Fault Tolerance and Design Metrics Tradeoffs in the Distributed Minority and Majority Voting Based Redundancy Scheme
The distributed minority and majority voting based redundancy (DMMR) sch...
research
∙
08/03/2016
Early Output Hybrid Input Encoded Asynchronous Full Adder and Relative-Timed Ripple Carry Adder
This paper presents a new early output hybrid input encoded asynchronous...
research
∙
06/17/2016
Design of Synchronous Section-Carry Based Carry Lookahead Adders with Improved Figure of Merit
The section-carry based carry lookahead adder (SCBCLA) architecture was ...
research
∙
05/12/2016
A Fault Tolerance Improved Majority Voter for TMR System Architectures
For digital system designs, triple modular redundancy (TMR), which is a ...
research
∙
05/12/2016
An Asynchronous Early Output Full Adder and a Relative-Timed Ripple Carry Adder
This article presents the design of a new asynchronous early output full...
research
∙
04/14/2016
Area/latency optimized early output asynchronous full adders and relative-timed ripple carry adders
This article presents two area/latency optimized gate level asynchronous...
research
∙
03/25/2016
Power, Delay and Area Comparisons of Majority Voters relevant to TMR Architectures
N-modular redundancy (NMR) is commonly used to enhance the fault toleran...
research
∙
03/25/2016
Global versus Local Weak-Indication Self-Timed Function Blocks - A Comparative Analysis
This paper analyzes the merits and demerits of global weak-indication se...
research
∙
03/25/2016