Gate-Level Static Approximate Adders

12/17/2021
by   P Balasubramanian, et al.
0

This work compares and analyzes static approximate adders which are suitable for FPGA and ASIC type implementations. We consider many static approximate adders and evaluate their performance with respect to a digital image processing application using standard figures of merit such as peak signal to noise ratio and structural similarity index metric. We provide the error metrics of approximate adders, and the design metrics of accurate and approximate adders corresponding to FPGA and ASIC type implementations. For the FPGA implementation, we considered a Xilinx Artix-7 FPGA, and for an ASIC type implementation, we considered a 32-28 nm CMOS standard digital cell library. While the inferences from this work could serve as a useful reference to determine an optimum static approximate adder for a practical application, in particular, we found approximate adders HOAANED, HERLOA and M-HERLOA to be preferable.

READ FULL TEXT
research
04/10/2019

The resistance of an FPGA implementation of Grasshopper block cipher to CPA attacks

In this paper, we implement the Russian standard block cipher Grasshoppe...
research
05/14/2019

Image quality assessment for determining efficacy and limitations of Super-Resolution Convolutional Neural Network (SRCNN)

Traditional metrics for evaluating the efficacy of image processing tech...
research
02/27/2020

MajorityNets: BNNs Utilising Approximate Popcount for Improved Efficiency

Binarized neural networks (BNNs) have shown exciting potential for utili...
research
01/13/2022

Fully Adaptive Bayesian Algorithm for Data Analysis, FABADA

The aim of this paper is to describe a novel non-parametric noise reduct...
research
09/20/2016

Markov Random Field Model-Based Salt and Pepper Noise Removal

Problem of impulse noise reduction is a very well studied problem in ima...
research
01/13/2015

Improved 8-point Approximate DCT for Image and Video Compression Requiring Only 14 Additions

Video processing systems such as HEVC requiring low energy consumption n...
research
03/02/2015

FPGA Implementation of the CAR Model of the Cochlea

The front end of the human auditory system, the cochlea, converts sound ...

Please sign up or login with your details

Forgot password? Click here to reset