Redundant Logic Insertion and Fault Tolerance Improvement in Combinational Circuits

by   P Balasubramanian, et al.

This paper presents a novel method to identify and insert redundant logic into a combinational circuit to improve its fault tolerance without having to replicate the entire circuit as is the case with conventional redundancy techniques. In this context, it is discussed how to estimate the fault masking capability of a combinational circuit using the truth-cum-fault enumeration table, and then it is shown how to identify the logic that can introduced to add redundancy into the original circuit without affecting its native functionality and with the aim of improving its fault tolerance though this would involve some trade-off in the design metrics. However, care should be taken while introducing redundant logic since redundant logic insertion may give rise to new internal nodes and faults on those may impact the fault tolerance of the resulting circuit. The combinational circuit that is considered and its redundant counterparts are all implemented in semi-custom design style using a 32/28nm CMOS digital cell library and their respective design metrics and fault tolerances are compared.



There are no comments yet.


page 3

page 4

page 5


Majority and Minority Voted Redundancy for Safety-Critical Applications

A new majority and minority voted redundancy (MMR) scheme is proposed th...

A Range Matching CAM for Hierarchical Defect Tolerance Technique in NRAM Structures

Due to the small size of nanoscale devices, they are highly prone to pro...

Design and Application of Data Aquistion Interface Circuit

A commitment to condition monitoring involves the operators of plant in ...

A Fault Tolerance Improved Majority Voter for TMR System Architectures

For digital system designs, triple modular redundancy (TMR), which is a ...

Dynamic Fault Tolerance Through Resource Pooling

Miniaturized satellites are currently not considered suitable for critic...
This week in AI

Get the week's most popular data science and artificial intelligence research sent straight to your inbox every Saturday.