
-
Predicting Memory Compiler Performance Outputs using Feed-Forward Neural Networks
Typical semiconductor chips include thousands of mostly small memories. ...
read it
-
TimingCamouflage+: Netlist Security Enhancement with Unconventional Timing (with Appendix)
With recent advances in reverse engineering, attackers can reconstruct a...
read it
-
Design-Phase Buffer Allocation for Post-Silicon Clock Binning by Iterative Learning
At submicron manufacturing technology nodes, pro- cess variations affect...
read it
-
PieceTimer: A Holistic Timing Analysis Framework Considering Setup/Hold Time Interdependency Using A Piecewise Model
In static timing analysis, clock-to-q delays of flip-flops are considere...
read it
-
EffiTest: Efficient Delay Test and Statistical Prediction for Configuring Post-silicon Tunable Buffers
At nanometer manufacturing technology nodes, process variations signific...
read it
-
Sampling-based Buffer Insertion for Post-Silicon Yield Improvement under Process Variability
At submicron manufacturing technology nodes process variations affect ci...
read it
-
Statistical Timing Analysis and Criticality Computation for Circuits with Post-Silicon Clock Tuning Elements
Post-silicon clock tuning elements are widely used in high-performance d...
read it
-
ILP-based Alleviation of Dense Meander Segments with Prioritized Shifting and Progressive Fixing in PCB Routing
Length-matching is an important technique to bal- ance delays of bus sig...
read it
-
Post-Route Alleviation of Dense Meander Segments in High-Performance Printed Circuit Boards
Length-matching is an important technique to balance delays of bus signa...
read it
-
Post-Route Refinement for High-Frequency PCBs Considering Meander Segment Alleviation
In this paper, we propose a post-processing framework which iteratively ...
read it
-
On Timing Model Extraction and Hierarchical Statistical Timing Analysis
In this paper, we investigate the challenges to apply Statistical Static...
read it
-
Statistical Timing Analysis for Latch-Controlled Circuits with Reduced Iterations and Graph Transformations
Level-sensitive latches are widely used in high- performance designs. Fo...
read it
-
Fast Statistical Timing Analysis for Circuits with Post-Silicon Tunable Clock Buffers
Post-Silicon Tunable (PST) clock buffers are widely used in high perform...
read it
-
Timing Model Extraction for Sequential Circuits Considering Process Variations
As semiconductor devices continue to scale down, process vari- ations be...
read it
-
On Hierarchical Statistical Static Timing Analysis
Statistical static timing analysis deals with the increasing variations ...
read it
-
Static Timing Model Extraction for Combinational Circuits
For large circuits, static timing analysis (STA) needs to be performed i...
read it