PieceTimer: A Holistic Timing Analysis Framework Considering Setup/Hold Time Interdependency Using A Piecewise Model

05/14/2017
by   Grace Li Zhang, et al.
0

In static timing analysis, clock-to-q delays of flip-flops are considered as constants. Setup times and hold times are characterized separately and also used as constants. The characterized delays, setup times and hold times, are ap- plied in timing analysis independently to verify the perfor- mance of circuits. In reality, however, clock-to-q delays of flip-flops depend on both setup and hold times. Instead of being constants, these delays change with respect to different setup/hold time combinations. Consequently, the simple ab- straction of setup/hold times and constant clock-to-q delays introduces inaccuracy in timing analysis. In this paper, we propose a holistic method to consider the relation between clock-to-q delays and setup/hold time combinations with a piecewise linear model. The result is more accurate than that of traditional timing analysis, and the incorporation of the interdependency between clock-to-q delays, setup times and hold times may also improve circuit performance.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
05/14/2017

Statistical Timing Analysis for Latch-Controlled Circuits with Reduced Iterations and Graph Transformations

Level-sensitive latches are widely used in high- performance designs. Fo...
research
05/14/2017

On Hierarchical Statistical Static Timing Analysis

Statistical static timing analysis deals with the increasing variations ...
research
05/14/2017

Statistical Timing Analysis and Criticality Computation for Circuits with Post-Silicon Clock Tuning Elements

Post-silicon clock tuning elements are widely used in high-performance d...
research
05/14/2017

Fast Statistical Timing Analysis for Circuits with Post-Silicon Tunable Clock Buffers

Post-Silicon Tunable (PST) clock buffers are widely used in high perform...
research
05/07/2017

Static Timing Model Extraction for Combinational Circuits

For large circuits, static timing analysis (STA) needs to be performed i...
research
05/14/2017

Design-Phase Buffer Allocation for Post-Silicon Clock Binning by Iterative Learning

At submicron manufacturing technology nodes, pro- cess variations affect...
research
05/14/2017

Sampling-based Buffer Insertion for Post-Silicon Yield Improvement under Process Variability

At submicron manufacturing technology nodes process variations affect ci...

Please sign up or login with your details

Forgot password? Click here to reset