On Timing Model Extraction and Hierarchical Statistical Timing Analysis

05/14/2017
by   Bing Li, et al.
0

In this paper, we investigate the challenges to apply Statistical Static Timing Analysis (SSTA) in hierarchical design flow, where modules supplied by IP vendors are used to hide design details for IP protection and to reduce the complexity of design and verification. For the three basic circuit types, combinational, flip-flop-based and latch-controlled, we propose methods to extract timing models which contain interfacing as well as compressed internal constraints. Using these compact timing models the runtime of full-chip timing analysis can be reduced, while circuit details from IP vendors are not exposed. We also propose a method to reconstruct the correlation between modules during full-chip timing analysis. This correlation can not be incorporated into timing models because it depends on the layout of the corresponding modules in the chip. In addition, we investigate how to apply the extracted timing models with the reconstructed correlation to evaluate the performance of the complete design. Experiments demonstrate that using the extracted timing models and reconstructed correlation full-chip timing analysis can be several times faster than applying the flattened circuit directly, while the accuracy of statistical timing analysis is still well maintained.

READ FULL TEXT
research
05/14/2017

Timing Model Extraction for Sequential Circuits Considering Process Variations

As semiconductor devices continue to scale down, process vari- ations be...
research
05/14/2017

On Hierarchical Statistical Static Timing Analysis

Statistical static timing analysis deals with the increasing variations ...
research
05/07/2017

Static Timing Model Extraction for Combinational Circuits

For large circuits, static timing analysis (STA) needs to be performed i...
research
10/21/2022

A Trainable Sequence Learner that Learns and Recognizes Two-Input Sequence Patterns

We present two designs for an analog circuit that can learn to detect a ...
research
11/05/2022

Statistical timing analysis via modern optimization lens

We formulate statistical static timing analysis (SSTA) as a mixed-intege...
research
08/27/2021

Synthesis of Predictable Global NoC by Abutment in Synchoros VLSI Design

Synchoros VLSI design style has been proposed as an alternative to the s...
research
10/27/2017

Using Vivado-HLS for Structural Design: a NoC Case Study

There have been ample successful examples of applying Xilinx Vivado's "f...

Please sign up or login with your details

Forgot password? Click here to reset