research
∙
03/02/2021
Representing Gate-Level SET Faults by Multiple SEU Faults at RTL
The advanced complex electronic systems increasingly demand safer and mo...
share
research
∙
08/08/2019
High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors
Recent safety standards set stringent requirements for the target fault ...
research
∙
07/29/2019
