High-Level Combined Deterministic and Pseudoexhuastive Test Generation for RISC Processors

by   Adeboye Stephen Oyeniran, et al.

Recent safety standards set stringent requirements for the target fault coverage in embedded microprocessors, with the objective to guarantee robustness and functional safety of the critical electronic systems. This motivates the need for improving the quality of test generation for microprocessors. A new high-level implementation-independent test generation method for RISC processors is proposed. The set of instructions of the processor is partitioned nto groups. For each group, a dedicated test template is created, to be used for generating two test programs, for testing the control and the data paths respectively. For testing the control part, a novel high-level control fault model is proposed. Using this model, a set of deterministic test data operands are generated for each instruction of the given group. The advantage of the high-level fault model is that it covers larger than SAF fault class including multiple fault coverage in the control part. For generating the data path test, pseudoexhaustive data operands are used. We investigated the feasibility of the approach and demonstrated high efficiency of the generated test programs for testing the execute module of the miniMIPS RISC processor.



page 1

page 2

page 3

page 4


Mixed-level identification of fault redundancy in microprocessors

A new high-level implementation independent functional fault model for c...

A Novel Compaction Approach for SBST Test Programs

In-field test of processor-based devices is a must when considering safe...

Detecting a single fault in a deterministic finite automaton

Given a deterministic finite automaton and its implementation with at mo...

Simulation-based Safety Assessment of High-level Reliability Models

Systems engineering approaches use high-level models to capture the arch...

Complete Requirements-based Testing with Finite State Machines

In this paper, new contributions to requirements-based testing with dete...

Particle Swarm Optimization Framework for Low Power Testing of VLSI Circuits

Power dissipation in sequential circuits is due to increased toggling co...

New categories of Safe Faults in a processor-based Embedded System

The identification of safe faults (i.e., faults which are guaranteed not...
This week in AI

Get the week's most popular data science and artificial intelligence research sent straight to your inbox every Saturday.