research
∙
08/04/2023
SoftFlow: Automated HW-SW Confidentiality Verification for Embedded Processors
Despite its ever-increasing impact, security is not considered as a desi...
share
research
∙
08/03/2023
Work-in-Progress: A Universal Instrumentation Platform for Non-Volatile Memories
Emerging non-volatile memories (NVMs) represent a disruptive technology ...
research
∙
05/03/2023
AutoLock: Automatic Design of Logic Locking with Evolutionary Computation
Logic locking protects the integrity of hardware designs throughout the ...
research
∙
04/12/2023
Gate Camouflaging Using Reconfigurable ISFET-Based Threshold Voltage Defined Logic
Most chip designers outsource the manufacturing of their integrated circ...
research
∙
11/30/2022
Quantitative Information Flow for Hardware: Advancing the Attack Landscape
Security still remains an afterthought in modern Electronic Design Autom...
research
∙
03/10/2022
Designing ML-Resilient Locking at Register-Transfer Level
Various logic-locking schemes have been proposed to protect hardware fro...
research
∙
09/06/2021
QFlow: Quantitative Information Flow for Security-Aware Hardware Design in Verilog
The enormous amount of code required to design modern hardware implement...
research
∙
07/19/2021
Deceptive Logic Locking for Hardware Integrity Protection against Machine Learning Attacks
Logic locking has emerged as a prominent key-driven technique to protect...
research
∙
07/05/2021
Logic Locking at the Frontiers of Machine Learning: A Survey on Developments and Opportunities
In the past decade, a lot of progress has been made in the design and ev...
research
∙
01/14/2021
ANDROMEDA: An FPGA Based RISC-V MPSoC Exploration Framework
With the growing demands of consumer electronic products, the computatio...
research
∙
11/20/2020