research
∙
07/28/2023
VeriGen: A Large Language Model for Verilog Code Generation
In this study, we explore the capability of Large Language Models (LLMs)...
share
research
∙
07/27/2023
Causative Cyberattacks on Online Learning-based Automated Demand Response Systems
Power utilities are adopting Automated Demand Response (ADR) to replace ...
research
∙
06/24/2023
LLM-assisted Generation of Hardware Assertions
The security of computer systems typically relies on a hardware root of ...
research
∙
06/22/2023
FLAG: Finding Line Anomalies (in code) with Generative AI
Code contains security and functional bugs. The process of identifying a...
research
∙
05/22/2023
Chip-Chat: Challenges and Opportunities in Conversational Hardware Design
Modern hardware design starts with specifications provided in natural la...
research
∙
05/22/2023
INVICTUS: Optimizing Boolean Logic Circuit Synthesis via Synergistic Learning and Search
Logic synthesis is the first and most vital step in chip design. This st...
research
∙
05/11/2023
REMaQE – Reverse Engineering Math Equations from Executables
Cybersecurity attacks against industrial control systems and cyber-physi...
research
∙
03/06/2023
ALMOST: Adversarial Learning to Mitigate Oracle-less ML Attacks via Synthesis Tuning
Oracle-less machine learning (ML) attacks have broken various logic lock...
research
∙
02/02/2023
Fixing Hardware Security Bugs with Large Language Models
Novel AI-based code-writing Large Language Models (LLMs) such as OpenAI'...
research
∙
01/24/2023
A survey of Digital Manufacturing Hardware and Software Trojans
Digital Manufacturing (DM) refers to the on-going adoption of smarter, m...
research
∙
12/13/2022
Benchmarking Large Language Models for Automated Verilog RTL Code Generation
Automating hardware design could obviate a significant amount of human e...
research
∙
09/02/2022
Don't CWEAT It: Toward CWE Analysis Techniques in Early Stages of Hardware Design
To help prevent hardware security vulnerabilities from propagating to la...
research
∙
08/20/2022
Security Implications of Large Language Model Code Assistants: A User Study
Advances in Deep Learning have led to the emergence of Large Language Mo...
research
∙
07/21/2022
High-Level Approaches to Hardware Security: A Tutorial
Designers use third-party intellectual property (IP) cores and outsource...
research
∙
05/16/2022
ALICE: An Automatic Design Flow for eFPGA Redaction
Fabricating an integrated circuit is becoming unaffordable for many semi...
research
∙
04/19/2022
CoFHEE: A Co-processor for Fully Homomorphic Encryption Execution
The migration of computation to the cloud has raised privacy concerns as...
research
∙
04/05/2022
Too Big to Fail? Active Few-Shot Learning Guided Logic Synthesis
Generating sub-optimal synthesis transformation sequences ("synthesis re...
research
∙
03/13/2022
Fuzzing+Hardware Performance Counters-Based Detection of Algorithm Subversion Attacks on Post-Quantum Signature Schemes
NIST is standardizing Post Quantum Cryptography (PQC) algorithms that ar...
research
∙
03/10/2022
Designing ML-Resilient Locking at Register-Transfer Level
Various logic-locking schemes have been proposed to protect hardware fro...
research
∙
02/02/2022
Pop Quiz! Can a Large Language Model Help With Reverse Engineering?
Large language models (such as OpenAI's Codex) have demonstrated impress...
research
∙
01/25/2022
HOLL: Program Synthesis for Higher OrderLogic Locking
Logic locking "hides" the functionality of a digital circuit to protect ...
research
∙
12/03/2021
Can OpenAI Codex and Other Large Language Models Help Us Fix Security Bugs?
Human developers can produce code with cybersecurity weaknesses. Can eme...
research
∙
11/08/2021
Not All Fabrics Are Created Equal: Exploring eFPGA Parameters For IP Redaction
Semiconductor design houses rely on third-party foundries to manufacture...
research
∙
10/26/2021
Exploring eFPGA-based Redaction for IP Protection
Recently, eFPGA-based redaction has been proposed as a promising solutio...
research
∙
10/21/2021
OpenABC-D: A Large-Scale Dataset For Machine Learning Guided Integrated Circuit Synthesis
Logic synthesis is a challenging and widely-researched combinatorial opt...
research
∙
08/20/2021
An Empirical Cybersecurity Evaluation of GitHub Copilot's Code Contributions
There is burgeoning interest in designing AI-based systems to assist hum...
research
∙
05/20/2021
On the Optimization of Behavioral Logic Locking for High-Level Synthesis
The globalization of the electronics supply chain is requiring effective...
research
∙
04/19/2021
FLAW3D: A Trojan-based Cyber Attack on the Physical Outcomes of Additive Manufacturing
Additive Manufacturing (AM) systems such as 3D printers use inexpensive ...
research
∙
10/25/2020
Security Assessment of Interposer-based Chiplet Integration
With transistor scaling reaching its limits, interposer-based integratio...
research
∙
10/11/2020
ASSURE: RTL Locking Against an Untrusted Foundry
Semiconductor design companies are integrating proprietary intellectual ...
research
∙
08/27/2020
DAVE: Deriving Automatically Verilog from English
While specifications for digital systems are provided in natural languag...
research
∙
06/11/2020
Benchmarking at the Frontier of Hardware Security: Lessons from Logic Locking
Integrated circuits (ICs) are the foundation of all computing systems. T...
research
∙
06/09/2020
A Survey of Cybersecurity and Resilience of Digital Manufacturing
Recent efforts towards industry 4.0 promote a digital manufacturing (DM)...
research
∙
05/11/2020
Security of Cloud FPGAs: A Survey
Integrating Field Programmable Gate Arrays (FPGAs) with cloud computing ...
research
∙
05/09/2020
HACK3D: Evaluating Cybersecurity of Additive Manufacturing by Crowdsourcing
Additive manufacturing cyber-physical system is vulnerable to both cyber...
research
∙
04/26/2020
Bias Busters: Robustifying DL-based Lithographic Hotspot Detectors Against Backdooring Attacks
Deep learning (DL) offers potential improvements throughout the CAD tool...
research
∙
04/06/2020
Hardware Trojan Detection Using Controlled Circuit Aging
This paper reports a novel approach that uses transistor aging in an int...
research
∙
02/19/2020
NNoculation: Broad Spectrum and Targeted Treatment of Backdoored DNNs
This paper proposes a novel two-stage defense (NNoculation) against back...
research
∙
06/25/2019
Are Adversarial Perturbations a Showstopper for ML-Based CAD? A Case Study on CNN-Based Lithographic Hotspot Detection
There is substantial interest in the use of machine learning (ML) based ...
research
∙
11/14/2018
Opening the Doors to Dynamic Camouflaging: Harnessing the Power of Polymorphic Devices
Hardware-centric security threats have emerged in every stage of the IC ...
research
∙
11/04/2017
