research
∙
08/04/2023
Automatic multi-dimensional pipelining for high-level synthesis of dataflow accelerators
In recent years, there has been a surging demand for edge computing of i...
share
research
∙
08/23/2021
High Performance GPU Code Generation for Matrix-Matrix Multiplication using MLIR: Some Early Results
This report presents some early results on code generation targeting ten...
research
∙
02/27/2021
HIR: An MLIR-based Intermediate Representation for Hardware Accelerator Description
The emergence of machine learning, image and audio processing on edge de...
research
∙
03/01/2020
High Performance Code Generation in MLIR: An Early Case Study with GEMM
This article is primarily meant to present an early case study on using ...
research
∙
02/25/2020
MLIR: A Compiler Infrastructure for the End of Moore's Law
This work presents MLIR, a novel approach to building reusable and exten...
research
∙
12/16/2019
A flexible FPGA accelerator for convolutional neural networks
Though CNNs are highly parallel workloads, in the absence of efficient o...
research
∙
05/14/2019
Optimizing the Linear Fascicle Evaluation Algorithm for Multi-Core and Many-Core Systems
Sparse matrix-vector multiplication (SpMV) operations are commonly used ...
research
∙
03/28/2018
An Approach for Finding Permutations Quickly: Fusion and Dimension matching
Polyhedral compilers can perform complex loop optimizations that improve...
research
∙
03/06/2018