Unraveling the Integration of Deep Machine Learning in FPGA CAD Flow: A Concise Survey and Future Insights

03/18/2023
by   Behnam Ghavami, et al.
0

This paper presents an overview of the integration of deep machine learning (DL) in FPGA CAD design flow, focusing on high-level and logic synthesis, placement, and routing. Our analysis identifies key research areas that require more attention in FPGA CAD design, including the development of open-source benchmarks optimized for end-to-end machine learning experiences and the potential of knowledge-sharing among researchers and industry practitioners to incorporate more intelligence in FPGA CAD decision-making steps. By providing insights into the integration of deep machine learning in FPGA CAD flow, this paper aims to inform future research directions in this exciting and rapidly evolving field.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
06/13/2021

Koios: A Deep Learning Benchmark Suite for FPGA Architecture and CAD Research

With the prevalence of deep learning (DL) in many applications, research...
research
12/09/2017

FPGA with Improved Routability and Robustness in 130nm CMOS with Open-Source CAD Targetability

This paper outlines an FPGA VLSI design methodology that was used to rea...
research
04/15/2023

Implementation of Digital Circuits on Three-Dimensional FPGAs Using Simulated Annealing

3D FPGAs have recently been produced as the next generation of the FPGA ...
research
08/20/2021

From Research to Proof-of-Concept: Analysis of a Deployment of FPGAs on a Commercial Search Engine

FPGAs are quickly becoming available in the cloud as a one more heteroge...
research
11/12/2018

Simple FPGA routing graph compression

Modern FPGAs continue to increase in capacity which requires more memory...
research
02/15/2022

End-to-end Automatic Logic Optimization Exploration via Domain-specific Multi-armed Bandit

Recent years have seen increasing employment of decision intelligence in...
research
08/07/2023

Imbalanced Large Graph Learning Framework for FPGA Logic Elements Packing Prediction

Packing is a required step in a typical FPGA CAD flow. It has high impac...

Please sign up or login with your details

Forgot password? Click here to reset