OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit

06/29/2023
by   Jing Mai, et al.
0

This paper proposes OpenPARF, an open-source placement and routing framework for large-scale FPGA designs. OpenPARF is implemented with the deep learning toolkit PyTorch and supports massive parallelization on GPU. The framework proposes a novel asymmetric multi-electrostatic field system to solve FPGA placement. It considers fine-grained routing resources inside configurable logic blocks (CLBs) for FPGA routing and supports large-scale irregular routing resource graphs. Experimental results on ISPD 2016 and ISPD 2017 FPGA contest benchmarks and industrial benchmarks demonstrate that OpenPARF can achieve 0.4-12.7 placement. We believe that OpenPARF can pave the road for developing FPGA physical design engines and stimulate further research on related topics.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
10/17/2022

AMF-Placer 2.0: Open Source Timing-driven Analytical Mixed-size Placer for Large-scale Heterogeneous FPGA

On modern field-programmable gate arrays (FPGAs), certain critical path ...
research
03/25/2019

Yosys+nextpnr: an Open Source Framework from Verilog to Bitstream for Commercial FPGAs

This paper introduces a fully free and open source software (FOSS) archi...
research
08/07/2023

Imbalanced Large Graph Learning Framework for FPGA Logic Elements Packing Prediction

Packing is a required step in a typical FPGA CAD flow. It has high impac...
research
10/02/2018

DATC RDF: An Open Design Flow from Logic Synthesis to Detailed Routing

In this paper, we present DATC Robust Design Flow (RDF) from logic synth...
research
02/17/2020

RapidLayout: Fast Hard Block Placement of FPGA-optimized Systolic Arrays using Evolutionary Algorithms

Evolutionary algorithms can outperform conventional placement algorithms...
research
03/16/2023

Multi-Electrostatic FPGA Placement Considering SLICEL-SLICEM Heterogeneity, Clock Feasibility, and Timing Optimization

When modern FPGA architecture becomes increasingly complicated, modern F...
research
11/12/2018

Simple FPGA routing graph compression

Modern FPGAs continue to increase in capacity which requires more memory...

Please sign up or login with your details

Forgot password? Click here to reset