Open-Source Memory Compiler for Automatic RRAM Generation and Verification

04/30/2021
by   Dimitrios Antoniadis, et al.
0

The lack of open-source memory compilers in academia typically causes significant delays in research and design implementations. This paper presents an open-source memory compiler that is directly integrated within the Cadence Virtuoso environment using physical verification tools provided by Mentor Graphics (Calibre). It facilitates the entire memory generation process from netlist generation to layout implementation, and physical implementation verification. To the best of our knowledge, this is the first open-source memory compiler that has been developed specifically to automate Resistive Random Access Memory (RRAM) generation. RRAM holds the promise of achieving high speed, high density and non-volatility. A novel RRAM architecture, additionally is proposed, and a number of generated RRAM arrays are evaluated to identify their worst case control line parasitics and worst case settling time across the memristors of their cells. The total capacitance of lines SEL, N and P is 5.83 fF/cell, 3.31 fF/cell and 2.48 fF/cell respectively, while the total calculated resistance for SEL is 1.28 Ohm/cell and 0.14 Ohm/cell for both N and P lines.

READ FULL TEXT

page 1

page 3

research
05/08/2019

Research Note: An Open Source Bluespec Compiler

In this Research Note we report on an open-source compiler for the Blues...
research
08/26/2016

TriCheck: Memory Model Verification at the Trisection of Software, Hardware, and ISA

Memory consistency models (MCMs) which govern inter-module interactions ...
research
09/17/2022

langcc: A Next-Generation Compiler Compiler

Traditionally, parsing has been a laborious and error-prone component of...
research
08/26/2021

Commutative Monoid Formalism for Weighted Coupled Cell Networks and Invariant Synchrony Patterns

This paper presents a framework based on matrices of monoids for the stu...
research
05/28/2018

Standard Cell Library Evaluation with Multiple lithography-compliant verification and Improved Synopsys Pin Access Checking Utility

While standard cell layouts are drawn with minimum design rules to maxim...
research
12/04/2020

Optimising Design Verification Using Machine Learning: An Open Source Solution

With the complexity of Integrated Circuits increasing, design verificati...
research
10/06/2022

Memory-Efficient Recursive Evaluation of 3-Center Gaussian Integrals

To improve the efficiency of Gaussian integral evaluation on modern acce...

Please sign up or login with your details

Forgot password? Click here to reset