Novel Architecture of Pipeline Radix 2 power of 2 SDF FFT Based on Digit-Slicing Technique

06/10/2018
by   Yazan Samir Algnabi, et al.
0

The prevalent need for very high-speed digital signals processing in wireless communications has driven the communications system to high-performance levels. The objective of this paper is to propose a novel structure for efficient implementation for the Fast Fourier Transform (FFT) processor to meet the requirement for high-speed wireless communication system standards. Based on the algorithm, architecture analysis, the design of pipeline Radix 2power of 2 SDF FFT processor based on digit-slicing Multiplier-Less is proposed. Furthermore, this paper proposed an optimal constant multiplication arithmetic design to multiply a fixed point input selectively by one of the several present twiddle factor constants. The proposed architecture was simulated using MATLAB software and the Field Programmable Gate Array (FPGA) Virtex 4 was targeted to synthesis the proposed architecture. The design was tested in real hardware of TLA5201 logic analyzer and the ISE synthesis report results the high speed of 669.277 MHz with the total equivalent gate count of 14,854. Meanwhile, It can be found as significant improvement over Radix 22 DIF SDF FFT processor and can be concluded that the proposed pipeline Radix 22 DIF SDF FFT processor based on digit-slicing multiplier-less is an enable in solving problems that affect the most high-speed wireless communication systems capability in FFT and possesses huge potentials for future related works and research areas.

READ FULL TEXT
POST COMMENT

Comments

There are no comments yet.

Authors

page 4

09/15/2016

FPGA Implementation of High Speed Reconfigurable Filter Bank for Multi-standard Wireless Communication Receivers

In next generation wireless communication system, wireless transceivers ...
12/31/2010

High Speed and Area Efficient 2D DWT Processor based Image Compression" Signal & Image Processing

This paper presents a high speed and area efficient DWT processor based ...
10/16/2018

An Area Efficient 2D Fourier Transform Architecture for FPGA Implementation

Two-dimensional Fourier transform plays a significant role in a variety ...
08/26/2019

Cyclic Sequence Generators as Program Counters for High-Speed FPGA-based Processors

This paper compares the performance of conventional radix-2 program coun...
06/10/2018

Characteristic Analysis of 1024-Point Quantized Radix-2 FFT/IFFT Processor

The precise analysis and accurate measurement of harmonic provides a rel...
02/28/2020

Deterministic Intra-Vehicle Communications: Timing and Synchronization

As we power through to the future, in-vehicle communications reliance on...
This week in AI

Get the week's most popular data science and artificial intelligence research sent straight to your inbox every Saturday.