New categories of Safe Faults in a processor-based Embedded System

09/24/2020
by   C. C. Gursoy, et al.
0

The identification of safe faults (i.e., faults which are guaranteed not to produce any failure) in an electronic system is a crucial step when analyzing its dependability and its test plan development. Unfortunately, safe fault identification is poorly supported by available EDA tools, and thus remains an open problem. The complexity growth of modern systems used in safety-critical applications further complicates their identification. In this article, we identify some classes of safe faults within an embedded system based on a pipelined processor. A new method for automating the safe fault identification is also proposed. The safe faults belonging to each class are identified resorting to Automatic Test Pattern Generation (ATPG) techniques. The proposed methodology is applied to a sample system built around the OpenRisc1200 open source processor.

READ FULL TEXT

page 1

page 2

page 3

page 4

04/24/2022

A Comprehensive Test Pattern Generation Approach Exploiting SAT Attack for Logic Locking

The need for reducing manufacturing defect escape in today's safety-crit...
03/20/2022

Repairing Brain-Computer Interfaces with Fault-Based Data Acquisition

Brain-computer interfaces (BCIs) decode recorded neural signals from the...
07/29/2019

Mixed-level identification of fault redundancy in microprocessors

A new high-level implementation independent functional fault model for c...
09/02/2021

A Novel Compaction Approach for SBST Test Programs

In-field test of processor-based devices is a must when considering safe...
10/10/2017

Causality and Temporal Dependencies in the Design of Fault Management Systems

Reasoning about causes and effects naturally arises in the engineering o...
09/29/2021

Knowledge Acquisition For Reconstruction And Identification Of Dimensionless Groups By Means Of Case Based Reasoning

Abstract. When searching with Data Mining Techniques to identify or find...
05/03/2018

Poster: Identification of Methods with Low Fault Risk

Test resources are usually limited and therefore it is often not possibl...