Isolation mechanisms for high-speed packet-processing pipelines

01/29/2021
by   PetsTime, et al.
0

Data-plane programmability is now mainstream, both in the form of programmable switches and smart network-interface cards (SmartNICs). As the number of use cases for programmable network devices grows, each device will need to support multiple packet-processing modules simultaneously. These modules are likely to be independently developed, e.g., measurement and security modules developed by different teams, or cloud tenants offloading packet processing to a NIC. Hence, we need isolation mechanisms to ensure that modules on the same device do not interfere with each other. This paper presents a system, Menshen, for inter-module isolation on programmable packet-processing pipelines similar to the RMT/PISA architecture. Menshen consists of a set of lightweight hardware primitives that can be added to an RMT pipeline and a compiler to take advantage of these primitives. We prototype the Menshen hardware using the NetFPGA switch and Corundum FPGA NIC platforms and the Menshen software using the open-source P4-16 reference compiler. We show that Menshen supports multiple modules simultaneously, allows one module to be quickly updated without disrupting other modules, and consumes a modest amount of additional hardware resources relative to an RMT pipeline. We have open sourced the code for Menshen's hardware and software at https://github.com/anonymous-submission-855. Although we do not have an ASIC implementation of Menshen, we believe its primitives are simple enough that they can be added to an ASIC realization of RMT as well.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
06/01/2020

Gauntlet: Finding Bugs in Compilers for Programmable Packet Processing

Programmable packet-processing devices such as programmable switches and...
research
05/05/2020

Testing Compilers for Programmable Switches Through Switch Hardware Simulation

Programmable switches have emerged as powerful and flexible alternatives...
research
03/05/2018

Programmable Switch as a Parallel Computing Device

Modern switches have packet processing capacity of up to multi-tera bits...
research
09/25/2018

Network Coding for Critical Infrastructure Networks

The applications in the critical infrastructure systems pose simultaneou...
research
10/09/2020

P4-CoDel: Experiences on Programmable Data Plane Hardware

Fixed buffer sizing in computer networks, especially the Internet, is a ...
research
05/15/2023

Kugelblitz: Streamlining Reconfigurable Packet Processing Pipeline Design and Evaluation

Reconfigurable packet processing pipelines have emerged as a common buil...
research
01/16/2021

Galleon: Reshaping the Square Peg of NFV

Software is often used for Network Functions (NFs) – such as firewalls, ...

Please sign up or login with your details

Forgot password? Click here to reset