Encoder-Decoder Networks for Analyzing Thermal and Power Delivery Networks

10/27/2021
by   Vidya A. Chhabria, et al.
12

Power delivery network (PDN) analysis and thermal analysis are computationally expensive tasks that are essential for successful IC design. Algorithmically, both these analyses have similar computational structure and complexity as they involve the solution to a partial differential equation of the same form. This paper converts these analyses into image-to-image and sequence-to-sequence translation tasks, which allows leveraging a class of machine learning models with an encoder-decoder-based generative (EDGe) architecture to address the time-intensive nature of these tasks. For PDN analysis, we propose two networks: (i) IREDGe: a full-chip static and dynamic IR drop predictor and (ii) EMEDGe: electromigration (EM) hotspot classifier based on input power, power grid distribution, and power pad distribution patterns. For thermal analysis, we propose ThermEDGe, a full-chip static and dynamic temperature estimator based on input power distribution patterns for thermal analysis. These networks are transferable across designs synthesized within the same technology and packing solution. The networks predict on-chip IR drop, EM hotspot locations, and temperature in milliseconds with negligibly small errors against commercial tools requiring several hours.

READ FULL TEXT

page 5

page 11

page 17

page 18

page 19

page 22

page 23

research
09/18/2020

Thermal and IR Drop Analysis Using Convolutional Encoder-Decoder Networks

Computationally expensive temperature and power grid analyses are requir...
research
12/19/2020

MAVIREC: ML-Aided Vectored IR-DropEstimation and Classification

Vectored IR drop analysis is a critical step in chip signoff that checks...
research
09/10/2022

A Thermal Machine Learning Solver For Chip Simulation

Thermal analysis provides deeper insights into electronic chips behavior...
research
11/26/2020

PowerNet: Transferable Dynamic IR Drop Estimation via Maximum Convolutional Neural Network

IR drop is a fundamental constraint required by almost all chip designs....
research
10/27/2021

OpeNPDN: A Neural-network-based Framework for Power Delivery Network Synthesis

Power delivery network (PDN) design is a nontrivial, time-intensive, and...
research
05/04/2020

PowerPlanningDL: Reliability-Aware Framework for On-Chip Power Grid Design using Deep Learning

With the increase in the complexity of chip designs, VLSI physical desig...
research
11/26/2020

Fast IR Drop Estimation with Machine Learning

IR drop constraint is a fundamental requirement enforced in almost all c...

Please sign up or login with your details

Forgot password? Click here to reset