Characteristic Analysis of 1024-Point Quantized Radix-2 FFT/IFFT Processor

by   Rozita Teymourzadeh, et al.

The precise analysis and accurate measurement of harmonic provides a reliable scientific industrial application. However, the high-performance DSP processor is the important method of electrical harmonic analysis. Hence, in this research work, the effort was taken to design a novel high-resolution single 1024-point fast Fourier transform (FFT) and inverse fast Fourier transform (IFFT) processors for improvement of the harmonic measurement techniques. Meanwhile, the project is started with design and simulation to demonstrate the benefit that is achieved by the proposed 1024-point FFT/IFFT processor. The pipelined structure is incorporated in order to enhance the system efficiency. As such, a pipelined architecture was proposed to statically scale the resolution of the processor to suite adequate trade-off constraints. The proposed FFT makes use of programmable fixed-point/floating-point to realize higher precision FFT.



There are no comments yet.


page 1

page 2

page 3

page 4


Static Quantized Radix-2 FFT/IFFT Processor for Constraints Analysis

This research work focuses on the design of a high-resolution fast Fouri...

Low-power Programmable Processor for Fast Fourier Transform Based on Transport Triggered Architecture

This paper describes a low-power processor tailored for fast Fourier tra...

Novel Architecture of Pipeline Radix 2 power of 2 SDF FFT Based on Digit-Slicing Technique

The prevalent need for very high-speed digital signals processing in wir...

An Area Efficient 2D Fourier Transform Architecture for FPGA Implementation

Two-dimensional Fourier transform plays a significant role in a variety ...

Efficient Nonlinear Fourier Transform Algorithms of Order Four on Equispaced Grid

We explore two classes of exponential integrators in this letter to desi...

Geometric algebra generation of molecular surfaces

Geometric algebra is a powerful framework that unifies mathematics and p...

Out-of-Order Dataflow Scheduling for FPGA Overlays

We exploit floating-point DSPs in the Arria10 FPGA and multi-pumping fea...
This week in AI

Get the week's most popular data science and artificial intelligence research sent straight to your inbox every Saturday.