An FPGA-based Massively Parallel Neuromorphic Cortex Simulator

03/08/2018
by   Runchun Wang, et al.
0

This paper presents a massively parallel and scalable neuromorphic cortex simulator designed for simulating large and structurally connected spiking neural networks, such as complex models of various areas of the cortex. The main novelty of this work is the abstraction of a neuromorphic architecture into clusters represented by minicolumns and hypercolumns, analogously to the fundamental structural units observed in neurobiology. Without this approach, simulating large-scale fully connected networks needs prohibitively large memory to store look-up tables for point-to-point connections. Instead, we use a novel architecture, based on the structural connectivity in the neocortex, such that all the required parameters and connections can be stored in on-chip memory. The cortex simulator can be easily reconfigured for simulating different neural networks without any change in hardware structure by programming the memory. A hierarchical communication scheme allows one neuron to have a fan-out of up to 200k neurons. As a proof-of-concept, an implementation on one Altera Stratix V FPGA was able to simulate 20 million to 2.6 billion leaky-integrate-and-fire (LIF) neurons in real time. We verified the system by emulating a simplified auditory cortex (with 100 million neurons). This cortex simulator achieved a low power dissipation of 1.62 μW per neuron. With the advent of commercially available FPGA boards, our system offers an accessible and scalable tool for the design, real-time simulation, and analysis of large-scale spiking neural networks.

READ FULL TEXT

page 4

page 5

page 6

page 7

page 9

page 10

page 11

page 13

research
03/31/2018

Hardware design of LIF with Latency neuron model with memristive STDP synapses

In this paper, the hardware implementation of a neuromorphic system is p...
research
07/28/2020

A new GPU library for fast simulation of large-scale networks of spiking neurons

Over the past decade there has been a growing interest in the developmen...
research
10/30/2018

Neuromorphic hardware as a self-organizing computing system

This paper presents the self-organized neuromorphic architecture named S...
research
07/21/2015

A neuromorphic hardware architecture using the Neural Engineering Framework for pattern recognition

We present a hardware architecture that uses the Neural Engineering Fram...
research
09/25/2021

Brian2Loihi: An emulator for the neuromorphic chip Loihi using the spiking neural network simulator Brian

Developing intelligent neuromorphic solutions remains a challenging ende...
research
05/08/2015

Porting HTM Models to the Heidelberg Neuromorphic Computing Platform

Hierarchical Temporal Memory (HTM) is a computational theory of machine ...
research
09/03/2015

A Reconfigurable Mixed-signal Implementation of a Neuromorphic ADC

We present a neuromorphic Analogue-to-Digital Converter (ADC), which use...

Please sign up or login with your details

Forgot password? Click here to reset