A Reconfigurable Mixed-signal Implementation of a Neuromorphic ADC

09/03/2015
by   Ying Xu, et al.
0

We present a neuromorphic Analogue-to-Digital Converter (ADC), which uses integrate-and-fire (I&F) neurons as the encoders of the analogue signal, with modulated inhibitions to decohere the neuronal spikes trains. The architecture consists of an analogue chip and a control module. The analogue chip comprises two scan chains and a twodimensional integrate-and-fire neuronal array. Individual neurons are accessed via the chains one by one without any encoder decoder or arbiter. The control module is implemented on an FPGA (Field Programmable Gate Array), which sends scan enable signals to the scan chains and controls the inhibition for individual neurons. Since the control module is implemented on an FPGA, it can be easily reconfigured. Additionally, we propose a pulse width modulation methodology for the lateral inhibition, which makes use of different pulse widths indicating different strengths of inhibition for each individual neuron to decohere neuronal spikes. Software simulations in this paper tested the robustness of the proposed ADC architecture to fixed random noise. A circuit simulation using ten neurons shows the performance and the feasibility of the architecture.

READ FULL TEXT

page 2

page 4

research
12/14/2022

Event-driven Spectrotemporal Feature Extraction and Classification using a Silicon Cochlea Model

This paper presents a reconfigurable digital implementation of an event-...
research
09/03/2018

Programmable Memristive Threshold Logic Gate Array

This paper proposes the implementation of programmable threshold logic g...
research
03/08/2018

An FPGA-based Massively Parallel Neuromorphic Cortex Simulator

This paper presents a massively parallel and scalable neuromorphic corte...
research
01/08/2019

SNRA: A Spintronic Neuromorphic Reconfigurable Array for In-Circuit Training and Evaluation of Deep Belief Networks

In this paper, a spintronic neuromorphic reconfigurable Array (SNRA) is ...
research
07/21/2015

A neuromorphic hardware architecture using the Neural Engineering Framework for pattern recognition

We present a hardware architecture that uses the Neural Engineering Fram...
research
04/09/2019

GPS-Based Vehicle Tracking System-on-Chip

Modern powerful reconfigurable systems are suited in the implementation ...
research
07/27/2023

Functional Specification of the RAVENS Neuroprocessor

RAVENS is a neuroprocessor that has been developed by the TENNLab resear...

Please sign up or login with your details

Forgot password? Click here to reset