A ”New Ara” for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design

by   Matteo Perotti, et al.

Vector architectures are gaining traction for highly efficient processing of data-parallel workloads, driven by all major ISAs (RISC-V, Arm, Intel), and boosted by landmark chips, like the Arm SVE-based Fujitsu A64FX, powering the TOP500 leader Fugaku. The RISC-V V extension has recently reached 1.0-Frozen status. Here, we present its first open-source implementation, discuss the new specification's impact on the micro-architecture of a lane-based design, and provide insights on performance-oriented design of coupled scalar-vector processors. Our system achieves comparable/better PPA than state-of-the-art vector engines that implement older RVV versions: 15 throughput, and FPU utilization >98.5


page 5

page 8


Grid on QPACE 4

In 2020 we deployed QPACE 4, which features 64 Fujitsu A64FX model FX700...

SPC5: an efficient SpMV framework vectorized using ARM SVE and x86 AVX-512

The sparse matrix/vector product (SpMV) is a fundamental operation in sc...

Porting of eChronos RTOS on RISC-V Architecture

eChronos is a formally verified Real Time Operating System(RTOS) designe...

Enabling Heterogeneous, Multicore SoC Research with RISC-V and ESP

Heterogeneous, multicore SoC architectures are a critical component of t...

The ARM Scalable Vector Extension

This article describes the ARM Scalable Vector Extension (SVE). Several ...

Cyber Security aboard Micro Aerial Vehicles: An OpenTitan-based Visual Communication Use Case

Autonomous Micro Aerial Vehicles (MAVs), with a form factor of 10cm in d...

Please sign up or login with your details

Forgot password? Click here to reset