A Configurable BNN ASIC using a Network of Programmable Threshold Logic Standard Cells

04/04/2021
by   Ankit Wagle, et al.
0

This paper presents TULIP, a new architecture for a binary neural network (BNN) that uses an optimal schedule for executing the operations of an arbitrary BNN. It was constructed with the goal of maximizing energy efficiency per classification. At the top-level, TULIP consists of a collection of unique processing elements (TULIP-PEs) that are organized in a SIMD fashion. Each TULIP-PE consists of a small network of binary neurons, and a small amount of local memory per neuron. The unique aspect of the binary neuron is that it is implemented as a mixed-signal circuit that natively performs the inner-product and thresholding operation of an artificial binary neuron. Moreover, the binary neuron, which is implemented as a single CMOS standard cell, is reconfigurable, and with a change in a single parameter, can implement all standard operations involved in a BNN. We present novel algorithms for mapping arbitrary nodes of a BNN onto the TULIP-PEs. TULIP was implemented as an ASIC in TSMC 40nm-LP technology. To provide a fair comparison, a recently reported BNN that employs a conventional MAC-based arithmetic processor was also implemented in the same technology. The results show that TULIP is consistently 3X more energy-efficient than the conventional design, without any penalty in performance, area, or accuracy.

READ FULL TEXT
research
04/17/2022

A Novel ASIC Design Flow using Weight-Tunable Binary Neurons as Standard Cells

In this paper, we describe a design of a mixed signal circuit for a bina...
research
02/26/2019

Band-to-Band Tunneling based Ultra-Energy Efficient Silicon Neuron

The human brain comprises about a hundred billion neurons connected thro...
research
05/28/2015

A CMOS Spiking Neuron for Brain-Inspired Neural Networks with Resistive Synapses and In-Situ Learning

Nanoscale resistive memories are expected to fuel dense integration of e...
research
06/10/2019

Transport Triggered Array Processor for Vision Applications

Low-level sensory data processing in many Internet-of-Things (IoT) devic...
research
02/03/2023

A Hybrid Training Algorithm for Continuum Deep Learning Neuro-Skin Neural Network

In this brief paper, a learning algorithm is developed for Deep Learning...
research
03/19/2018

Local Binary Pattern Networks

Memory and computation efficient deep learning architec- tures are cruci...
research
08/23/2021

Pulse-Width Modulation Neuron Implemented by Single Positive-Feedback Device

Positive-feedback (PF) device and its operation scheme to implement puls...

Please sign up or login with your details

Forgot password? Click here to reset