research
∙
07/29/2023
Improving Realistic Worst-Case Performance of NVCiM DNN Accelerators through Training with Right-Censored Gaussian Noise
Compute-in-Memory (CiM), built upon non-volatile memory (NVM) devices, i...
share
research
∙
06/12/2023
On the Viability of using LLMs for SW/HW Co-Design: An Example in Designing CiM DNN Accelerators
Deep Neural Networks (DNNs) have demonstrated impressive performance acr...
research
∙
05/23/2023
Negative Feedback Training: A Novel Concept to Improve Robustness of NVCiM DNN Accelerators
Compute-in-Memory (CiM) utilizing non-volatile memory (NVM) devices pres...
research
∙
07/15/2022
Computing-In-Memory Neural Network Accelerators for Safety-Critical Systems: Can Small Device Variations Be Disastrous?
Computing-in-Memory (CiM) architectures based on emerging non-volatile m...
research
∙
05/25/2022
On the Reliability of Computing-in-Memory Accelerators for Deep Neural Networks
Computing-in-memory with emerging non-volatile memory (nvCiM) is shown t...
research
∙
03/25/2022
A Semi-Decoupled Approach to Fast and Optimal Hardware-Software Co-Design of Neural Accelerators
In view of the performance limitations of fully-decoupled designs for ne...
research
∙
02/17/2022
SWIM: Selective Write-Verify for Computing-in-Memory Neural Accelerators
Computing-in-Memory architectures based on non-volatile emerging memorie...
research
∙
09/13/2021
RADARS: Memory Efficient Reinforcement Learning Aided Differentiable Neural Architecture Search
Differentiable neural architecture search (DNAS) is known for its capaci...
research
∙
07/06/2021
Uncertainty Modeling of Emerging Device-based Computing-in-Memory Neural Accelerators with Application to Neural Architecture Search
Emerging device-based Computing-in-memory (CiM) has been proved to be a ...
research
∙
02/10/2020
Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple Tasks
Neural Architecture Search (NAS) has demonstrated its power on various A...
research
∙
10/31/2019
Device-Circuit-Architecture Co-Exploration for Computing-in-Memory Neural Accelerators
Co-exploration of neural architectures and hardware design is promising ...
research
∙
09/10/2019