research
∙
08/15/2023
A Scalable Formal Verification Methodology for Data-Oblivious Hardware
The importance of preventing microarchitectural timing side channels in ...
share
research
∙
08/04/2021
An Exhaustive Approach to Detecting Transient Execution Side Channels in RTL Designs of Processors
Hardware (HW) security issues have been emerging at an alarming rate in ...
research
∙
06/18/2021
Effective Pre-Silicon Verification of Processor Cores by Breaking the Bounds of Symbolic Quick Error Detection
We present a novel approach to pre-silicon verification of processor des...
research
∙
12/05/2018
