research
∙
11/23/2022
A 65nm 8b-Activation 8b-Weight SRAM-Based Charge-Domain Computing-in-Memory Macro Using A Fully-Parallel Analog Adder Network and A Single-ADC Interface
Performing data-intensive tasks in the von Neumann architecture is chall...
share
research
∙
08/18/2022
GRAPHIC: GatheR-And-Process in Highly parallel with In-SSD Compression Architecture in Very Large-Scale Graph
Graph convolutional network (GCN), an emerging algorithm for graph compu...
research
∙
06/01/2022