Writes Hurt: Lessons in Cache Design for Optane NVRAM

05/24/2022
by   Alexandra Fedorova, et al.
0

Intel OptaneTM DC Persistent Memory resides on the memory bus and approaches DRAM in access latency. One avenue for its adoption is to employ it in place of persistent storage; another is to use it as a cheaper and denser extension of DRAM. In pursuit of the latter goal, we present the design of a volatile Optane NVRAM cache as a component in a storage engine underlying MongoDB. The primary innovation in our design is a new cache admission policy. We discover that on Optane NVRAM, known for its limited write throughput, the presence of writes disproportionately affects the throughput of reads, much more so than on DRAM. Therefore, an admission policy that indiscriminately admits new data (and thus generates writes), severely limits the rate of data retrieval and results in exceedingly poor performance for the cache overall. We design an admission policy that balances the rate of admission with the rate of lookups using dynamically observed characteristics of the workload. Our implementation outperforms OpenCAS (an off-the-shelf Optane-based block cache) in all cases, and Intel Memory Mode in cases where the database size exceeds the available NVRAM. Our cache is decoupled from the rest of the storage engine and uses generic metrics to guide its admission policy; therefore our design can be easily adopted in other systems.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
05/15/2020

Lessons learned from the early performance evaluation of Intel Optane DC Persistent Memory in DBMS

Non-volatile memory (NVM) is an emerging technology, which has the persi...
research
05/03/2023

NVMM cache design: Logging vs. Paging

Modern NVMM is closing the gap between DRAM and persistent storage, both...
research
12/26/2019

Performance benefits of Intel(R) OptaneTM DC persistent memory for the parallel processing of large neuroimaging data

Open-access neuroimaging datasets have reached petabyte scale, and conti...
research
10/07/2019

Assise: Performance and Availability via NVM Colocation in a Distributed File System

The adoption of very low latency persistent memory modules (PMMs) upends...
research
08/09/2019

An Empirical Guide to the Behavior and Use of Scalable Persistent Memory

After nearly a decade of anticipation, scalable nonvolatile memory DIMMs...
research
04/17/2015

The Influence of Malloc Placement on TSX Hardware Transactional Memory

The hardware transactional memory (HTM) implementation in Intel's i7-477...
research
02/08/2017

Flashield: a Key-value Cache that Minimizes Writes to Flash

As its price per bit drops, SSD is increasingly becoming the default sto...

Please sign up or login with your details

Forgot password? Click here to reset