WLAN Specific IoT Enable Power Efficient RAM Design on 40nm FPGA

11/20/2015
by   Tanesh Kumar, et al.
0

Increasing the speed of computer is one of the important aspects of the Random Access Memory (RAM) and for better and fast processing it should be efficient. In this work, the main focus is to design energy efficient RAM and it also can be accessed through internet. A 128-bit IPv6 address is added to the RAM in order to control it via internet. Four different types of Low Voltage CMOS (LCVMOS) IO standards are used to make it low power under five different WLAN frequencies is taken. At WLAN frequency 2.4GHz, there is maximum power reduction of 85 This design is implemented using Virtex-6 FPGA, Device xc6vlx75t and Package FF484

READ FULL TEXT
research
10/09/2020

An Energy-Efficient Low-Voltage Swing Transceiver for mW-Range IoT End-Nodes

As the Internet-of-Things (IoT) applications become more and more pervas...
research
10/28/2020

Substream-Centric Maximum Matchings on FPGA

Developing high-performance and energy-efficient algorithms for maximum ...
research
07/11/2023

Area, Delay, and Energy-Efficient Full Dadda Multiplier

The Dadda algorithm is a parallel structured multiplier, which is quite ...
research
06/25/2020

Arnold: an eFPGA-Augmented RISC-V SoC for Flexible and Low-Power IoT End-Nodes

A wide range of Internet of Things (IoT) applications require powerful, ...
research
08/22/2022

Performance Modeling Sparse MTTKRP Using Optical Static Random Access Memory on FPGA

Electrical static random memory (E-SRAM) is the current standard for int...
research
12/30/2021

Comparing different solutions for testing resistive defects in low-power SRAMs

Low-power SRAM architectures are especially sensitive to many types of d...
research
12/14/2016

A 700uW 1GS/s 4-bit Folding-Flash ADC in 65nm CMOS for Wideband Wireless Communications

We present the design of a low-power 4-bit 1GS/s folding-flash ADC with ...

Please sign up or login with your details

Forgot password? Click here to reset