TrappeD: DRAM Trojan Designs for Information Leakage and Fault Injection Attacks

01/03/2020
by   Karthikeyan Nagarajan, et al.
0

In this paper, we investigate the advanced circuit features such as wordline- (WL) underdrive (prevents retention failure) and overdrive (assists write) employed in the peripherals of Dynamic RAM (DRAM) memories from a security perspective. In an ideal environment, these features ensure fast and reliable read and write operations. However, an adversary can re-purpose them by inserting Trojans to deliver malicious payloads such as fault injections, Denial-of-Service (DoS), and information leakage attacks when activated by the adversary. Simulation results indicate that wordline voltage can be increased to cause retention failure and thereby launch a DoS attack in DRAM memory. Furthermore, two wordlines or bitlines can be shorted to leak information or inject faults by exploiting the DRAM's refresh operation. We demonstrate an information leakage system exploit by implementing TrappeD on RocketChip SoC.

READ FULL TEXT
research
03/25/2019

RowHammer and Beyond

We will discuss the RowHammer problem in DRAM, which is a prime (and lik...
research
11/04/2016

Flat ORAM: A Simplified Write-Only Oblivious RAM Construction for Secure Processors

Oblivious RAM (ORAM) is a cryptographic primitive which obfuscates the a...
research
10/08/2022

SpyHammer: Using RowHammer to Remotely Spy on Temperature

RowHammer is a DRAM vulnerability that can cause bit errors in a victim ...
research
03/23/2020

Fault Attacks on Secure Embedded Software: Threats, Design and Evaluation

Embedded software is developed under the assumption that hardware execut...
research
04/22/2019

RowHammer: A Retrospective

This retrospective paper describes the RowHammer problem in Dynamic Rand...
research
12/21/2017

Improving DRAM Performance by Parallelizing Refreshes with Accesses

Modern DRAM cells are periodically refreshed to prevent data loss due to...
research
10/09/2019

Improvement in Retention Time of Capacitorless DRAM with Access Transistor

In this paper, we propose a Junctionless (JL)/Accumulation Mode (AM) tra...

Please sign up or login with your details

Forgot password? Click here to reset