Transpiling RTL Pseudo-code of the POWER Instruction Set Architecture to C for Real-time Performance Analysis on Cavatools Simulator

06/14/2023
by   Kinar S, et al.
0

This paper presents a transpiler framework for converting RTL pseudo code of the POWER Instruction Set Architecture (ISA) to C code, enabling its execution on the Cavatools simulator. The transpiler consists of a lexer and parser, which parse the RTL pseudo code and generate corresponding C code representations. The lexer tokenizes the input code, while the parser applies grammar rules to build an abstract syntax tree (AST). The transpiler ensures compatibility with the Cavatools simulator by generating C code that adheres to its requirements. The resulting C code can be executed on the Cavatools simulator, allowing developers to analyze the instruction-level performance of the Power ISA in real time. The proposed framework facilitates the seamless integration of RTL pseudo code into the Cavatools ecosystem, enabling comprehensive performance analysis and optimization of Power ISA-based code.

READ FULL TEXT

page 1

page 3

research
04/06/2023

Optimized Real-Time Assembly in a RISC Simulator

Simulators for the RISC-V instruction set architecture (ISA) are useful ...
research
10/20/2020

A RISC-V SystemC-TLM simulator

This work presents a SystemC-TLM based simulator for a RISC-V microcontr...
research
12/12/2016

Copycat: A High Precision Real Time NAND Simulator

In this paper, we describe the design and implementation of a high preci...
research
05/12/2021

SimNet: Computer Architecture Simulation using Machine Learning

While cycle-accurate simulators are essential tools for architecture res...
research
01/05/2022

Comparison of methods for the calculation of the real dilogarithm regarding instruction-level parallelism

We compare different methods for the computation of the real dilogarithm...
research
06/27/2021

A Case Study of LLVM-Based Analysis for Optimizing SIMD Code Generation

This paper presents a methodology for using LLVM-based tools to tune the...
research
06/30/2016

The Simulator: An Engine to Streamline Simulations

The simulator is an R package that streamlines the process of performing...

Please sign up or login with your details

Forgot password? Click here to reset