Testable Array Multipliers for a Better Utilization of C-Testability and Bijectivity

01/28/2022
by   Fatemeh Sheikh Shoaei, et al.
0

This paper presents a design for test (DFT)architecture for fast and scalable testing of array multipliers (MULTs). Regardless of the MULT size, our proposed testable architecture, without major changes in the original architecture, requires only five test vectors. Test pattern generation (TPG) is done by combining C-testability, bijectivity and deterministic TPG methods. Experimental results show 100 proposed method requires minor testability hardware insertion into the multiplier with extra delay and area overhead of less than 0.5 multiplier.

READ FULL TEXT

Authors

page 5

09/19/2017

A Memristive Neural Network Computing Engine using CMOS-Compatible Charge-Trap-Transistor (CTT)

A memristive neural network computing engine based on CMOS-compatible ch...
09/19/2017

An Analog Neural Network Computing Engine using CMOS-Compatible Charge-Trap-Transistor (CTT)

An analog neural network computing engine based on CMOS-compatible charg...
11/22/2017

Test Generation and Scheduling for a Hybrid BIST Considering Test Time and Power Constraint

This paper presents a novel approach for test generation and test schedu...
07/06/2017

Pipelined Parallel FFT Architecture

In this paper, an optimized efficient VLSI architecture of a pipeline Fa...
11/22/2017

BILBO-friendly Hybrid BIST Architecture with Asymmetric Polynomial Reseeding

By advances in technology, integrated circuits have come to include more...
12/26/2019

Deep Learning Training with Simulated Approximate Multipliers

This paper presents by simulation how approximate multipliers can be uti...
05/15/2019

Indicating Asynchronous Array Multipliers

Multiplication is an important arithmetic operation that is frequently e...
This week in AI

Get the week's most popular data science and artificial intelligence research sent straight to your inbox every Saturday.