Testability-Aware Low Power Controller Design with Evolutionary Learning

11/26/2021
by   Min Li, et al.
7

XORNet-based low power controller is a popular technique to reduce circuit transitions in scan-based testing. However, existing solutions construct the XORNet evenly for scan chain control, and it may result in sub-optimal solutions without any design guidance. In this paper, we propose a novel testability-aware low power controller with evolutionary learning. The XORNet generated from the proposed genetic algorithm (GA) enables adaptive control for scan chains according to their usages, thereby significantly improving XORNet encoding capacity, reducing the number of failure cases with ATPG and decreasing test data volume. Experimental results indicate that under the same control bits, our GA-guided XORNet design can improve the fault coverage by up to 2.11 control bits, and the total testing time decreases by 20.78 to 47.09

READ FULL TEXT

page 1

page 2

page 3

page 4

research
10/05/2011

Using Genetic Algorithm in the Evolutionary Design of Sequential Logic Circuits

Evolvable hardware (EHW) is a set of techniques that are based on the id...
research
11/07/2011

Particle Swarm Optimization Framework for Low Power Testing of VLSI Circuits

Power dissipation in sequential circuits is due to increased toggling co...
research
12/30/2021

Comparing different solutions for testing resistive defects in low-power SRAMs

Low-power SRAM architectures are especially sensitive to many types of d...
research
08/16/2018

Low-Power Cooling Codes with Efficient Encoding and Decoding

A class of low-power cooling (LPC) codes, to control simultaneously both...
research
02/29/2020

ADF-GA: Data Flow Criterion Based Test Case Generation for Ethereum Smart Contracts

Testing is an important technique to improve the quality of Ethereum sma...
research
02/11/2018

Machine Learning and Evolutionary Computing for GUI-based Regression Testing

ReTest is a novel testing tool for Java applications with a graphical us...
research
12/23/2022

Approximate Scan Flip-flop to Reduce Functional Path Delay and Power Consumption

The scan-based testing has been widely used as a Design-for-Test (DfT) m...

Please sign up or login with your details

Forgot password? Click here to reset