TALUS: Reinforcing TEE Confidentiality with Cryptographic Coprocessors (Technical Report)

06/06/2023
by   Dhiman Chakraborty, et al.
0

Platforms are nowadays typically equipped with tristed execution environments (TEES), such as Intel SGX and ARM TrustZone. However, recent microarchitectural attacks on TEEs repeatedly broke their confidentiality guarantees, including the leakage of long-term cryptographic secrets. These systems are typically also equipped with a cryptographic coprocessor, such as a TPM or Google Titan. These coprocessors offer a unique set of security features focused on safeguarding cryptographic secrets. Still, despite their simultaneous availability, the integration between these technologies is practically nonexistent, which prevents them from benefitting from each other's strengths. In this paper, we propose TALUS, a general design and a set of three main requirements for a secure symbiosis between TEEs and cryptographic coprocessors. We implement a proof-of-concept of TALUS based on Intel SGX and a hardware TPM. We show that with TALUS, the long-term secrets used in the SGX life cycle can be moved to the TPM. We demonstrate that our design is robust even in the presence of transient execution attacks, preventing an entire class of attacks due to the reduced attack surface on the shared hardware.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
11/13/2018

A Systematic Evaluation of Transient Execution Attacks and Defenses

Modern processor optimizations such as branch prediction and out-of-orde...
research
10/21/2022

SCL: A Secure Concurrency Layer For Paranoid Stateful Lambdas

We propose a federated Function-as-a-Service (FaaS) execution model that...
research
07/08/2019

FortuneTeller: Predicting Microarchitectural Attacks via Unsupervised Deep Learning

The growing security threat of microarchitectural attacks underlines the...
research
06/07/2021

Osiris: Automated Discovery of Microarchitectural Side Channels

In the last years, a series of side channels have been discovered on CPU...
research
10/20/2022

Towards cryptographically-authenticated in-memory data structures

Modern processors include high-performance cryptographic functionalities...
research
06/23/2021

On the Differential Cryptanalysis of SEPAR Cipher

SEPAR is a lightweight cryptographic algorithm, designed to implement on...
research
04/24/2023

Exploration and Exploitation of Hidden PMU Events

Performance Monitoring Unit (PMU) is a common hardware module in Intel C...

Please sign up or login with your details

Forgot password? Click here to reset