Synthesis of Parametric Programs using Genetic Programming and Model Checking

02/27/2014
by   Gal Katz, et al.
0

Formal methods apply algorithms based on mathematical principles to enhance the reliability of systems. It would only be natural to try to progress from verification, model checking or testing a system against its formal specification into constructing it automatically. Classical algorithmic synthesis theory provides interesting algorithms but also alarming high complexity and undecidability results. The use of genetic programming, in combination with model checking and testing, provides a powerful heuristic to synthesize programs. The method is not completely automatic, as it is fine tuned by a user that sets up the specification and parameters. It also does not guarantee to always succeed and converge towards a solution that satisfies all the required properties. However, we applied it successfully on quite nontrivial examples and managed to find solutions to hard programming challenges, as well as to improve and to correct code. We describe here several versions of our method for synthesizing sequential and concurrent systems.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
09/10/2021

Efficient Black-Box Checking via Model Checking with Strengthened Specifications

Black-box checking (BBC) is a testing method for cyber-physical systems ...
research
05/08/2020

Synthesizing Safe Policies under Probabilistic Constraints with Reinforcement Learning and Bayesian Model Checking

In this paper we propose Policy Synthesis under probabilistic Constraint...
research
02/14/2020

Sthread: In-Vivo Model Checking of Multithreaded Programs

This work strives to make formal verification of POSIX multithreaded pro...
research
05/03/2020

Regular Model Checking Revisited (Technical Report)

In this contribution we revisit regular model checking, a powerful frame...
research
01/31/2016

Reliability of Checking an Answer Given by a Mathematical Expression in Interactive Learning Systems

In this article we address the problem of automatic answer checking in i...
research
02/12/2021

Verifying High-Level Latency-Insensitive Designs with Formal Model Checking

Latency-insensitive design mitigates increasing interconnect delay and e...
research
02/12/2021

Responsibility and verification: Importance value in temporal logics

We aim at measuring the influence of the nondeterministic choices of a p...

Please sign up or login with your details

Forgot password? Click here to reset