Synaptic Scaling and Optimal Bias Adjustments for Power Reduction in Neuromorphic Systems

06/12/2023
by   Cory Merkel, et al.
0

Recent animal studies have shown that biological brains can enter a low power mode in times of food scarcity. This paper explores the possibility of applying similar mechanisms to a broad class of neuromorphic systems where power consumption is strongly dependent on the magnitude of synaptic weights. In particular, we show through mathematical models and simulations that careful scaling of synaptic weights can significantly reduce power consumption (by over 80% in some of the cases tested) while having a relatively small impact on accuracy. These results uncover an exciting opportunity to design neuromorphic systems for edge AI applications, where power consumption can be dynamically adjusted based on energy availability and performance requirements.

READ FULL TEXT
research
06/22/2020

End-to-End Memristive HTM System for Pattern Recognition and Sequence Prediction

Neuromorphic systems that learn and predict from streaming inputs hold s...
research
05/25/2016

Improving energy efficiency and classification accuracy of neuromorphic chips by learning binary synaptic crossbars

Deep Neural Networks (DNN) have achieved human level performance in many...
research
12/13/2021

Event Based Time-Vectors for auditory features extraction: a neuromorphic approach for low power audio recognition

In recent years tremendous efforts have been done to advance the state o...
research
09/27/2018

Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM

The automated wafer inspection and quality control is a complex and time...
research
03/21/2019

Dynamic Power Management for Neuromorphic Many-Core Systems

This work presents a dynamic power management architecture for neuromorp...
research
03/31/2022

An MPSoC-based on-line Edge Infrastructure for Embedded Neuromorphic Robotic Controllers

In this work, an all-in-one neuromorphic controller system with reduced ...
research
04/25/2023

Low-Power Data Streaming in Systolic Arrays with Bus-Invert Coding and Zero-Value Clock Gating

Systolic Array (SA) architectures are well suited for accelerating matri...

Please sign up or login with your details

Forgot password? Click here to reset