Standard Cell Library Design and Optimization Methodology for ASAP7 PDK

07/30/2018
by   Xiaoqing Xu, et al.
0

Standard cell libraries are the foundation for the entire backend design and optimization flow in modern application-specific integrated circuit designs. At 7nm technology node and beyond, standard cell library design and optimization is becoming increasingly difficult due to extremely complex design constraints, as described in the ASAP7 process design kit (PDK). Notable complexities include discrete transistor sizing due to FinFETs, complicated design rules from lithography and restrictive layout space from modern standard cell architectures. The design methodology presented in this paper enables efficient and high-quality standard cell library design and optimization with the ASAP7 PDK. The key techniques include exhaustive transistor sizing for cell timing optimization, transistor placement with generalized Euler paths and back-end design prototyping for library-level explorations.

READ FULL TEXT
research
05/28/2018

Multiple-Lithography-Compliant Verification for Standard Cell Library Development Flow

Starting from 22-nm, a standard cell must be designed to be full lithogr...
research
07/25/2022

AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining

Custom standard cell libraries can improve the final quality of the corr...
research
04/26/2023

PROBE3.0: A Systematic Framework for Design-Technology Pathfinding with Improved Design Enablement

We propose a systematic framework to conduct design-technology pathfindi...
research
11/27/2020

Net2: A Graph Attention Network Method Customized for Pre-Placement Net Length Estimation

Net length is a key proxy metric for optimizing timing and power across ...
research
05/25/2018

Constraining the Synopsys Pin Access Checker Utility for Improved Standard Cells Library Verification Flow

While standard cell layouts are drawn with minimum design rules for maxi...
research
08/27/2021

Synthesis of Predictable Global NoC by Abutment in Synchoros VLSI Design

Synchoros VLSI design style has been proposed as an alternative to the s...
research
04/25/2022

Automatic Datapath Optimization using E-Graphs

Manual optimization of Register Transfer Level (RTL) datapath is commonp...

Please sign up or login with your details

Forgot password? Click here to reset