STAIRoute: Early Global Routing using Monotone Staircases for Congestion Reduction

10/24/2018
by   Bapi Kar, et al.
0

With aggressively shrinking process nodes, physical design methods face severe challenges due to poor convergence and uncertainty in getting an optimal solution. An early detection of potential failures is thus mandated. This has encouraged to devise a feedback mechanism from a lower abstraction level of the design flow to the higher ones, such as placement driven synthesis, routability (timing) driven placement etc. Motivated by this, we propose an early global routing framework using pattern routing following the floorplanning stage. We assess feasibility of a floorplan topology of a given design by estimating routability, routed wirelength and vias count while addressing the global congestion scenario across the layout. Different capacity profiles for the routing regions, such as uniform or non-uniform different cases of metal pitch variation across the metals layers ensures adaptability to technology scaling. The proposed algorithm STAIRoute takes O(n^2kt) time for a given design with n blocks and k nets having at most t terminals. Experimental results on a set of floorplanning benchmark circuits show 100% routing completion, with no over-congestion in the routing regions reported. The wirelength for the t-terminal (t≥ 2) nets is comparable with the Steiner length computed by FLUTE. An estimation on the number of vias for different capacity profiles is also presented, along with congestion and runtime results.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
10/30/2018

Early Routability Assessment in VLSI Floorplans: A Generalized Routing Model

Multiple design iterations are inevitable in nanometer Integrated Circui...
research
04/15/2019

Painting on Placement: Forecasting Routing Congestion using Conditional Generative Adversarial Nets

Physical design process commonly consumes hours to days for large design...
research
11/13/2018

Exploring the Scope of Unconstrained Via Minimization by Recursive Floorplan Bipartitioning

Random via failure is a major concern for post-fabrication reliability a...
research
11/01/2017

Non Uniform On Chip Power Delivery Network Synthesis Methodology

In this paper, we proposed a non-uniform power delivery network (PDN) sy...
research
11/09/2018

Design Rule Violation Hotspot Prediction Based on Neural Network Ensembles

Design rule check is a critical step in the physical design of integrate...
research
09/27/2016

Multi-Valued Routing Tracks for FPGAs in 28nm FDSOI Technology

In this paper we present quaternary and ternary routing tracks for FPGAs...
research
08/01/2023

Variational Label-Correlation Enhancement for Congestion Prediction

The physical design process of large-scale designs is a time-consuming t...

Please sign up or login with your details

Forgot password? Click here to reset