SRAM-SUC: Ultra-Low Latency Robust Digital PUF

06/13/2021
by   Ayoub Mars, et al.
0

Secret Unknown Ciphers (SUC) have been proposed recently as digital clone-resistant functions overcoming some of Physical(ly) Unclonable Functions (PUF) downsides, mainly their inconsistency because of PUFs analog nature. In this paper, we propose a new practical mechanism for creating internally random ciphers in modern volatile and non-volatile SoC FPGAs, coined as SRAM-SUC. Each created random cipher inside a SoC FPGA constitutes a robust digital PUF. This work also presents a class of involutive SUCs, optimized for the targeted SoC FPGA architecture, as sample realization of the concept; it deploys a generated class of involutive 8-bit S-Boxes, that are selected randomly from a defined large set through an internal process inside the SoC FPGA. Hardware and software implementations show that the resulting SRAM-SUC has ultra-low latency compared to well-known PUF-based authentication mechanisms. SRAM-SUC requires only 2.88/0.72 μ s to generate a response for a challenge at 50/200 MHz respectively. This makes SRAM-SUC a promising and appealing solution for Ultra-Reliable Low Latency Communication (URLLC).

READ FULL TEXT

page 8

page 10

page 11

research
08/23/2022

Schedulers Synchronization Supporting Ultra Reliable Low Latency Communications (URLLC) in Cloud-RAN over Virtualised Mesh PON

We propose a mechanism to support URLLC Open-RAN ultra-low latency over ...
research
08/11/2019

Digitally Mutating NV-FPGAs into Physically Clone-Resistant Units

The concept of Secret Unknown Ciphers (SUCs) was introduced a decade ago...
research
09/05/2023

PolyLUT: Learning Piecewise Polynomials for Ultra-Low Latency FPGA LUT-based Inference

Field-programmable gate arrays (FPGAs) are widely used to implement deep...
research
01/17/2019

New family of Stream Ciphers and their applications for Physical Security

In this paper, we propose a new family of stream ciphers based on combin...
research
01/17/2019

New Family of Stream Ciphers as Physically Clone-Resistant VLSI-Structures

A new large class of 2^100 possible stream ciphers as keystream generato...
research
03/28/2018

An Efficient I/O Architecture for RAM-based Content-Addressable Memory on FPGA

Despite the impressive search rate of one key per clock cycle, the updat...
research
01/20/2020

Authenticated Secret Key Generation in Delay Constrained Wireless Systems

With the emergence of 5G low latency applications, such as haptics and V...

Please sign up or login with your details

Forgot password? Click here to reset