Specification of State and Time Constraints for Runtime Verification of Functions

06/07/2018
by   Joshua Heneage Dawes, et al.
0

Techniques for runtime verification often utilise specification languages that are (i) reasonably expressive, and (ii) relatively abstract (i.e. they operate on a level of abstraction that separates them from the system being monitored). Inspired by the problem of monitoring systems involved in processing data generated by the high energy physics experiments at CERN, this report proposes a specification language, Control Flow Temporal Logic (CFTL), whose distinguishing characteristic is its tight coupling with the control flow of the programs for which it is used to write specifications. This coupling leads to a departure from the typically high level of abstraction used by most temporal logics. The remaining contributions are a static-analysis based instrumentation process, which is specific to CFTL and its formulas' structure, and a monitoring algorithm. The report concludes with analyses of CFTL and its monitoring algorithm when applied to a number of example programs.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
07/08/2020

BISM: Bytecode-Level Instrumentation for Software Monitoring

BISM (Bytecode-Level Instrumentation for Software Monitoring) is a light...
research
12/09/2020

Operator as a Service: Stateful Serverless Complex Event Processing

Complex Event Processing (CEP) is a powerful paradigm for scalable data ...
research
06/02/2023

A Control Flow based Static Analysis of GRAFCET using Abstract Interpretation

The graphical modeling language GRAFCET is used as a formal specificatio...
research
06/02/2021

Efficient and Expressive Bytecode-Level Instrumentation for Java Programs

We present an efficient and expressive tool for the instrumentation of J...
research
04/14/2022

On the Expressive Power of the Normal Form for Branching-Time Temporal Logics

With the emerging applications that involve complex distributed systems ...
research
08/14/2020

Technical Report: Property-Directed Verified Monitoring of Signal Temporal Logic

Signal Temporal Logic monitoring over numerical simulation traces has em...
research
12/20/2021

Advances of Proof Scores in CafeOBJ

Critical flaws continue to exist at the level of domain, requirement, an...

Please sign up or login with your details

Forgot password? Click here to reset