Some Results on the Circuit Complexity of Bounded Width Circuits and Nondeterministic Circuits

11/04/2018
by   Hiroki Morizumi, et al.
0

In this paper, we consider bounded width circuits and nondeterministic circuits in three somewhat new directions. In the first part of this paper, we mainly consider bounded width circuits. The main purpose of this part is to prove that there is a Boolean function f which cannot be computed by any nondeterministic circuit of size O(n) and width o(n). To the best of our knowledge, this is the first result on the lower bound of (nonuniform) bounded width circuits computing an explicit Boolean function, even for deterministic circuits. Actually, we prove a more generalized lower bound. Our proof outline for the lower bound also provides a satisfiability algorithm for nondeterministic bounded width circuits. In the second part of this paper, we consider the power of nondeterministic circuits. We prove that there is a Boolean function f such that the nondeterministic U_2-circuit complexity of f is at most 2n + o(n) and the deterministic U_2-circuit complexity of f is 3n - o(n). This is the first separation on the power of deterministic and nondeterministic circuits for general circuits. In the third part of this paper, we show a relation between deterministic bounded width circuits and nondeterministic bounded width circuits. As the main consequence, we prove that L/quasipoly⊇NL/poly. As a corollary, we obtain that L/quasipoly⊃NL. To the best of our knowledge, this is the first result on L with large (more precisely, superpolynomial size) advice.

READ FULL TEXT
research
11/04/2018

Some Results on the Power of Nondeterministic Computation

In this paper, we consider the power of nondeterministic computation in ...
research
05/01/2023

An Approach to Circuit Lower Bounds via Bounded Width Circuits

In this paper, we investigate an approach to circuit lower bounds via bo...
research
02/17/2022

Proofs, Circuits, and Communication

We survey lower-bound results in complexity theory that have been obtain...
research
09/21/2017

Satisfiability Modulo Theory based Methodology for Floorplanning in VLSI Circuits

This paper proposes a Satisfiability Modulo Theory based formulation for...
research
07/13/2018

On the Number of Circuits in Regular Matroids (with Connections to Lattices and Codes)

We show that for any regular matroid on m elements and any α≥ 1, the num...
research
07/11/2012

Case-Factor Diagrams for Structured Probabilistic Modeling

We introduce a probabilistic formalism subsuming Markov random fields of...
research
09/18/2017

Connecting Width and Structure in Knowledge Compilation (Extended Version)

Several query evaluation tasks can be done via knowledge compilation: th...

Please sign up or login with your details

Forgot password? Click here to reset