SMT-Based Model Checking of Industrial Simulink Models

06/07/2022
by   Daisuke Ishii, et al.
0

The development of embedded systems requires formal analysis of models such as those described with MATLAB/Simulink. However, the increasing complexity of industrial models makes analysis difficult. This paper proposes a model checking method for Simulink models using SMT solvers. The proposed method aims at (1) automated, efficient and comprehensible verification of complex models, (2) numerically accurate analysis of models, and (3) demonstrating the analysis of Simulink models using an SMT solver (we use Z3). It first encodes a target model into a predicate logic formula in the domain of mathematical arithmetic and bit vectors. We explore how to encode various Simulink blocks exactly. Then, the method verifies a given invariance property using the k-induction-based algorithm that extracts a subsystem involving the target block and unrolls the execution paths incrementally. In the experiment, we applied the proposed method and other tools to a set of models and properties. Our method successfully verified most of the properties including those unverified with other tools.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
07/04/2022

Formal Verification of Safety Properties Using Interpolation and k-induction

This technical report presents implementation of two symbolic model chec...
research
12/10/2021

Compositional Test Generation of Industrial Synchronous Systems

Synchronous systems provide a basic model of embedded systems and indust...
research
06/24/2020

Formalizing the Soundness of the Encoding Methods of SAT-based Model Checking

One of the effective model checking methods is to utilize the efficient ...
research
02/28/2021

"ReLIC: Reduced Logic Inference for Composition" for Quantifier Elimination based Compositional Reasoning and Verification

The paper presents our research on quantifier elimination (QE) for compo...
research
07/02/2021

Model Checking C++ Programs

In the last three decades, memory safety issues in system programming la...
research
08/17/2019

Software Verification with PDR: Implementation and Empirical Evaluation of the State of the Art

Property-directed reachability (PDR) is a SAT/SMT-based reachability alg...
research
09/21/2020

On using SMT-solvers for Modeling and Verifying Dynamic Network Emulators

A novel model-based approach to verify dynamic networks is proposed; the...

Please sign up or login with your details

Forgot password? Click here to reset