SIFO: Secure Computational Infrastructure using FPGA Overlays

11/22/2019
by   Xin Fang, et al.
0

Secure Function Evaluation (SFE) has received recent attention due to the massive collection and mining of personal data, but remains impractical due to its large computational cost. Garbled Circuits (GC) is a protocol for implementing SFE which can evaluate any function that can be expressed as a Boolean circuit and obtain the result while keeping each party's input private. Recent advances have led to a surge of garbled circuit implementations in software for a variety of different tasks. However, these implementations are inefficient and therefore GC is not widely used, especially for large problems. This research investigates, implements and evaluates secure computation generation using a heterogeneous computing platform featuring FPGAs. We have designed and implemented SIFO: Secure computational Infrastructure using FPGA Overlays. Unlike traditional FPGA design, a coarse grained overlay architecture is adopted which supports mapping SFE problems that are too large to map to a single FPGA. Host tools provided include SFE problem generator, parser and automatic host code generation. Our design allows re-purposing an FPGA to evaluate different SFE tasks without the need for reprogramming, and fully explores the parallelism for any GC problem. Our system demonstrates an order of magnitude speedup compared with an existing software platform.

READ FULL TEXT
research
01/31/2020

Automatic Generation of Application-Specific FPGA Overlays with RapidWright

Overlay architectures implemented on FPGA devices have been proposed as ...
research
01/31/2020

Exploiting RapidWright in the Automatic Generation of Application-Specific FPGA Overlays

Overlay architectures implemented on FPGA devices have been proposed as ...
research
12/18/2017

HERO: Heterogeneous Embedded Research Platform for Exploring RISC-V Manycore Accelerators on FPGA

Heterogeneous embedded systems on chip (HESoCs) co-integrate a standard ...
research
01/15/2020

Optimized implementation of the conjugate gradient algorithm for FPGA-based platforms using the Dirac-Wilson operator as an example

It is now a noticeable trend in High Performance Computing that the syst...
research
05/08/2017

Resource-Aware Just-in-Time OpenCL Compiler for Coarse-Grained FPGA Overlays

FPGA vendors have recently started focusing on OpenCL for FPGAs because ...
research
06/21/2021

Content Addressable Parallel Processors on a FPGA

In this short article, we report on the implementation of a Content Addr...
research
08/08/2023

Novel Area-Efficient and Flexible Architectures for Optimal Ate Pairing on FPGA

While FPGA is a suitable platform for implementing cryptographic algorit...

Please sign up or login with your details

Forgot password? Click here to reset