SHIP: A Scalable High-performance IPv6 Lookup Algorithm that Exploits Prefix Characteristics

11/24/2017
by   Thibaut Stimpfling, et al.
0

Due to the emergence of new network applications, current IP lookup engines must support high-bandwidth, low lookup latency and the ongoing growth of IPv6 networks. However, existing solutions are not designed to address jointly those three requirements. This paper introduces SHIP, an IPv6 lookup algorithm that exploits prefix characteristics to build a two-level data structure designed to meet future application requirements. Using both prefix length distribution and prefix density, SHIP first clusters prefixes into groups sharing similar characteristics, then it builds a hybrid trie-tree for each prefix group. The compact and scalable data structure built can be stored in on-chip low-latency memories, and allows the traversal process to be parallelized and pipelined at each level in order to support high packet bandwidth. Evaluated on real and synthetic prefix tables holding up to 580 k IPv6 prefixes, SHIP has a logarithmic scaling factor in terms of the number of memory accesses, and a linear memory consumption scaling. Using the largest synthetic prefix table, simulations show that compared to other well-known approaches, SHIP uses at least 44

READ FULL TEXT

page 1

page 2

page 3

page 4

research
08/05/2023

DiCuPIT: Distributed Cuckoo Filter-based Pending Interest Table

Named data networking is one of the recommended architectures for the fu...
research
06/08/2017

Demystifying the Characteristics of 3D-Stacked Memories: A Case Study for Hybrid Memory Cube

Three-dimensional (3D)-stacking technology, which enables the integratio...
research
02/10/2020

A Computational Approach to Packet Classification

Multi-field packet classification is a crucial component in modern softw...
research
09/11/2020

An Open-Source Platform for High-Performance Non-Coherent On-Chip Communication

On-chip communication infrastructure is a central component of modern sy...
research
01/02/2018

High Performance Architecture for Flow-Table Lookup in SDN on FPGA

We propose Range-based Ternary Search Tree (RTST), a tree-based approach...
research
03/30/2023

MemPool: A Scalable Manycore Architecture with a Low-Latency Shared L1 Memory

Shared L1 memory clusters are a common architectural pattern (e.g., in G...
research
04/16/2019

Resolving Tensions between Congestion Control Scaling Requirements

Low Latency, Low Loss Scalable throughput (L4S) is being proposed as the...

Please sign up or login with your details

Forgot password? Click here to reset