Security of Electrical, Optical and Wireless On-Chip Interconnects: A Survey

01/23/2023
by   Hansika Weerasena, et al.
0

The advancement of manufacturing technologies has enabled the integration of more intellectual property (IP) cores on the same system-on-chip (SoC). Scalable and high throughput on-chip communication architecture has become a vital component in today's SoCs. Diverse technologies such as electrical, wireless, optical, and hybrid are available for on-chip communication with different architectures supporting them. Security of the on-chip communication is crucial because exploiting any vulnerability would be a goldmine for an attacker. In this survey, we provide a comprehensive review of threat models, attacks, and countermeasures over diverse on-chip communication technologies as well as sophisticated architectures.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
03/02/2023

Modeling and Exploration of Gain Competition Attacks in Optical Network-on-Chip Architectures

Network-on-Chip (NoC) enables energy-efficient communication between num...
research
06/03/2022

Scale up your In-Memory Accelerator: Leveraging Wireless-on-Chip Communication for AIMC-based CNN Inference

Analog In-Memory Computing (AIMC) is emerging as a disruptive paradigm f...
research
12/10/2021

Attacks on Wireless Coexistence: Exploiting Cross-Technology Performance Features for Inter-Chip Privilege Escalation

Modern mobile devices feature multiple wireless technologies, such as Bl...
research
11/04/2022

A survey on scheduling and mapping techniques in 3D Network-on-chip

Network-on-Chips (NoCs) have been widely employed in the design of multi...
research
07/20/2020

Exploiting Process Variations to Secure Photonic NoC Architectures from Snooping Attacks

The compact size and high wavelength-selectivity of microring resonators...
research
02/13/2023

Lightweight Encryption and Anonymous Routing in NoC based SoCs

Advances in manufacturing technologies have enabled System-on-Chip (SoC)...
research
03/23/2022

Chiplet Actuary: A Quantitative Cost Model and Multi-Chiplet Architecture Exploration

Multi-chip integration is widely recognized as the extension of Moore's ...

Please sign up or login with your details

Forgot password? Click here to reset