Routing and Placement of Macros using Deep Reinforcement Learning

05/19/2022
by   Mrinal Mathur, et al.
0

Chip placement has been one of the most time consuming task in any semi conductor area, Due to this negligence, many projects are pushed and chips availability in real markets get delayed. An engineer placing macros on a chip also needs to place it optimally to reduce the three important factors like power, performance and time. Looking at these prior problems we wanted to introduce a new method using Reinforcement Learning where we train the model to place the nodes of a chip netlist onto a chip canvas. We want to build a neural architecture that will accurately reward the agent across a wide variety of input netlist correctly.

READ FULL TEXT
research
04/22/2020

Chip Placement with Deep Reinforcement Learning

In this work, we present a learning-based approach to chip placement, on...
research
03/18/2020

Placement Optimization with Deep Reinforcement Learning

Placement Optimization is an important problem in systems and chip desig...
research
10/30/2021

On Joint Learning for Solving Placement and Routing in Chip Design

For its advantage in GPU acceleration and less dependency on human exper...
research
11/24/2022

MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning

Placement is an essential task in modern chip design, aiming at placing ...
research
02/28/2022

Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview

Placement and routing are two indispensable and challenging (NP-hard) ta...
research
04/13/2022

Flexible Multiple-Objective Reinforcement Learning for Chip Placement

Recently, successful applications of reinforcement learning to chip plac...
research
06/29/2023

Macro Placement by Wire-Mask-Guided Black-Box Optimization

The development of very large-scale integration (VLSI) technology has po...

Please sign up or login with your details

Forgot password? Click here to reset