DeepAI AI Chat
Log In Sign Up

Reuse-Aware Cache Partitioning Framework for Data-Sharing Multicore Systems

by   Soma N. Ghosh, et al.
Malaviya National Institute of Technology Jaipur

Multi-core processors improve performance, but they can create unpredictability owing to shared resources such as caches interfering. Cache partitioning is used to alleviate the Worst-Case Execution Time (WCET) estimation by isolating the shared cache across each thread to reduce interference. It does, however, prohibit data from being transferred between parallel threads running on different cores. In this paper we present (SRCP) a cache replacement mechanism for partitioned caches that is aware of data being shared across threads, prevents shared data from being replicated across partitions and frequently used data from being evicted from caches. Our technique outperforms TA-DRRIP and EHC, which are existing state-of-the-art cache replacement algorithms, by 13.34 performance over LRU (least recently used) cache replacement policy.


Predictable Sharing of Last-level Cache Partitions for Multi-core Safety-critical Systems

Last-level cache (LLC) partitioning is a technique to provide temporal i...

Mixed-criticality Scheduling with Dynamic Redistribution of Shared Cache

The design of mixed-criticality systems often involvespainful tradeoffs ...

Do Your Cores Play Nicely? A Portable Framework for Multi-core Interference Tuning and Analysis

Multi-core architectures can be leveraged to allow independent processes...

A WCET-aware cache coloring technique for reducing interference in real-time systems

The predictability of a system is the condition to give saferbound on wo...

CBP: Coordinated management of cache partitioning, bandwidth partitioning and prefetch throttling

Reducing the average memory access time is crucial for improving the per...

Making Belady-Inspired Replacement Policies More Effective Using Expected Hit Count

Memory-intensive workloads operate on massive amounts of data that canno...

On the complexity of cache analysis for different replacement policies

Modern processors use cache memory: a memory access that "hits" the cach...