Reliability Assessment and Quantitative Evaluation of Soft-Error Resilient 3D Network-on-Chip Systems

03/21/2020
by   Khanh N. Dang, et al.
0

Three-Dimensional Networks-on-Chips (3D-NoCs) have been proposed as an auspicious solution, merging the high parallelism of the Network-on-Chip (NoC) paradigm with the high-performance and low-power cost of 3D-ICs. However, as technology scales down, the reliability issues are becoming more crucial, especially for complex 3D-NoC which provides the communication requirements of multi and many-core systems-on-chip. Reliability assessment is prominent for early stages of the manufacturing process to prevent costly redesigns of a target system. In this paper, we present an accurate reliability assessment and quantitative evaluation of a soft-error resilient 3D-NoC based on a soft-error resilient mechanism. The system can recover from transient errors occurring in different pipeline stages of the router. Based on this analysis, the effects of failures in the network's principal components are determined.

READ FULL TEXT

page 1

page 2

page 3

page 4

research
03/21/2020

Soft-Error and Hard-fault Tolerant Architecture and Routing Algorithm for Reliable 3D-NoC Systems

Network-on-Chip (NoC) paradigm has been proposed as an auspicious soluti...
research
03/21/2020

A low-overhead soft-hard fault-tolerant architecture, design and management scheme for reliable high-performance many-core 3D-NoC systems

The Network-on-Chip (NoC) paradigm has been proposed as a favorable solu...
research
03/19/2020

Report on power, thermal and reliability prediction for 3D Networks-on-Chip

By combining Three Dimensional Integrated Circuits with the Network-on-C...
research
07/28/2016

The Study of Transient Faults Propagation in Multithread Applications

Whereas contemporary Error Correcting Codes (ECC) designs occupy a signi...
research
10/18/2021

Doubt and Redundancy Kill Soft Errors – Towards Detection and Correction of Silent Data Corruption in Task-based Numerical Software

Resilient algorithms in high-performance computing are subject to rigoro...
research
03/23/2022

Chiplet Actuary: A Quantitative Cost Model and Multi-Chiplet Architecture Exploration

Multi-chip integration is widely recognized as the extension of Moore's ...
research
09/30/2021

A Survey of Selected Algorithms Used in Military Applications from the Viewpoints of Dataflow and GaAs

This is a short survey of ten algorithms that are often used for militar...

Please sign up or login with your details

Forgot password? Click here to reset