ReIGNN: State Register Identification Using Graph Neural Networks for Circuit Reverse Engineering

12/01/2021
by   Subhajit Dutta Chowdhury, et al.
0

Reverse engineering an integrated circuit netlist is a powerful tool to help detect malicious logic and counteract design piracy. A critical challenge in this domain is the correct classification of data-path and control-logic registers in a design. We present ReIGNN, a novel learning-based register classification methodology that combines graph neural networks (GNNs) with structural analysis to classify the registers in a circuit with high accuracy and generalize well across different designs. GNNs are particularly effective in processing circuit netlists in terms of graphs and leveraging properties of the nodes and their neighborhoods to learn to efficiently discriminate between different types of nodes. Structural analysis can further rectify any registers misclassified as state registers by the GNN by analyzing strongly connected components in the netlist graph. Numerical results on a set of benchmarks show that ReIGNN can achieve, on average, 96.5 sensitivity across different designs.

READ FULL TEXT

page 1

page 7

page 8

research
03/15/2022

Incorporating Heterophily into Graph Neural Networks for Graph Classification

Graph neural networks (GNNs) often assume strong homophily in graphs, se...
research
08/23/2022

AppGNN: Approximation-Aware Functional Reverse Engineering using Graph Neural Networks

The globalization of the Integrated Circuit (IC) market is attracting an...
research
07/23/2022

The prediction of the quality of results in Logic Synthesis using Transformer and Graph Neural Networks

In the logic synthesis stage, structure transformations in the synthesis...
research
09/13/2021

Program-to-Circuit: Exploiting GNNs for Program Representation and Circuit Translation

Circuit design is complicated and requires extensive domain-specific exp...
research
12/10/2020

GNNUnlock: Graph Neural Networks-based Oracle-less Unlocking Scheme for Provably Secure Logic Locking

In this paper, we propose GNNUnlock, the first-of-its-kind oracle-less m...
research
03/29/2022

Pretraining Graph Neural Networks for few-shot Analog Circuit Modeling and Design

Being able to predict the performance of circuits without running expens...
research
05/19/2022

Obfuscating the Hierarchy of a Digital IP

Numerous security threats are emerging from untrusted players in the int...

Please sign up or login with your details

Forgot password? Click here to reset