Reducing Solid-State Drive Read Latency by Optimizing Read-Retry (Extended Abstract)

12/22/2020
by   Jisung Park, et al.
0

3D NAND flash memory with advanced multi-level cell techniques provides high storage density, but suffers from significant performance degradation due to a large number of read-retry operations. Although the read-retry mechanism is essential to ensuring the reliability of modern NAND flash memory, it can significantly increase the read latency of an SSD by introducing multiple retry steps that read the target page again with adjusted read-reference voltage values. Through a detailed analysis of the read mechanism and rigorous characterization of 160 real 3D NAND flash memory chips, we find new opportunities to reduce the read-retry latency by exploiting two advanced features widely adopted in modern NAND flash-based SSDs: 1) the CACHE READ command and 2) strong ECC engine. First, we can reduce the read-retry latency using the advanced CACHE READ command that allows a NAND flash chip to perform consecutive reads in a pipelined manner. Second, there exists a large ECC-capability margin in the final retry step that can be used for reducing the chip-level read latency. Based on our new findings, we develop two new techniques that effectively reduce the read-retry latency: 1) Pipelined Read-Retry (PR^2) and 2) Adaptive Read-Retry (AR^2). PR^2 reduces the latency of a read-retry operation by pipelining consecutive retry steps using the CACHE READ command. AR^2 shortens the latency of each retry step by dynamically reducing the chip-level read latency depending on the current operating conditions that determine the ECC-capability margin. Our evaluation using twelve real-world workloads shows that our proposal improves SSD response time by up to 31.5 small changes to the SSD controller.

READ FULL TEXT

page 1

page 2

page 3

research
03/25/2021

Reducing Solid-State Drive Read Latency by Optimizing Read-Retry

3D NAND flash memory with advanced multi-level cell techniques provides ...
research
11/18/2017

Mitigating Read-disturbance Errors in STT-RAM Caches by Using Data Compression

Due to its high density and close-to-SRAM read latency, spin transfer to...
research
12/20/2021

A Method for Hiding the Increased Non-Volatile Cache Read Latency

The increased memory demands of workloads is putting high pressure on La...
research
03/23/2023

LearnedFTL: A Learning-based Page-level FTL for Improving Random Reads in Flash-based SSDs

We present LearnedFTL, which applies learned indexes to on-demand page-l...
research
05/17/2019

High Throughput Push Based Storage Manager

The storage manager, as a key component of the database system, is respo...
research
11/14/2018

Bandana: Using Non-volatile Memory for Storing Deep Learning Models

Typical large-scale recommender systems use deep learning models that ar...
research
03/30/2022

STeP-CiM: Strain-enabled Ternary Precision Computation-in-Memory based on Non-Volatile 2D Piezoelectric Transistors

We propose 2D Piezoelectric FET (PeFET) based compute-enabled non-volati...

Please sign up or login with your details

Forgot password? Click here to reset