ReCo1: A Fault resilient technique of Correlation Sensitive Stochastic Designs

07/29/2021
by   Shyamali Mitra, et al.
0

In stochastic circuits, major sources of error are correlation errors, soft errors and random fluctuation errors that affect the accuracy and reliability of the circuit. The soft error has the effect of changing the correlation status and in turn changes the probability of numbers leading to the erroneous output. This has serious impact on security and medical systems where highly accurate systems are required. We tackle this problem by introducing the fault-tolerant technique of correlation-sensitive stochastic logic circuits. We develop a framework of Remodelling Correlation(ReCo) for Stochastic Logic Elements; AND, XOR and OR for reliable operation. We present two variants of ReCo models in combinational circuits with contradictory requirements by stating two interesting case studies. The proposed technique selects logic elements and places correction blocks based on a priority-based rule that helps to converge to the desired MSE quickly requiring less hardware area. It is shown that this technique does not alter the reliability of the overall circuit. To demonstrate the practical effectiveness of the proposed framework, contrast stretch operation on a standard image in a noisy environment is studied. A high structural similarity index measure of 92.80 is observed for the output image with the proposed approach compared to the image (with error) 66.43.

READ FULL TEXT
research
07/04/2018

A New Paradigm for Fault-Tolerant Computing with Interconnect Crosstalks

The CMOS integrated chips at advanced technology nodes are becoming more...
research
10/12/2022

Statistical Modeling of Soft Error Influence on Neural Networks

Soft errors in large VLSI circuits pose dramatic influence on computing-...
research
06/17/2009

Maximum Error Modeling for Fault-Tolerant Computation using Maximum a posteriori (MAP) Hypothesis

The application of current generation computing machines in safety-centr...
research
04/05/2021

Composing Graph Theory and Deep Neural Networks to Evaluate SEU Type Soft Error Effects

Rapidly shrinking technology node and voltage scaling increase the susce...
research
12/11/2017

Cross-Layer Optimization for Power-Efficient and Robust Digital Circuits and Systems

With the increasing digital services demand, performance and power-effic...
research
12/08/2021

SeaPlace: Process Variation Aware Placement for Reliable Combinational Circuits against SETs and METs

Nowadays nanoscale combinational circuits are facing significant reliabi...
research
12/25/2016

Neutron induced strike: On the likelihood of multiple bit-flips in logic circuits

High energy particles from cosmic rays or packaging materials can genera...

Please sign up or login with your details

Forgot password? Click here to reset